South Bridge: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
 
(17 intermediate revisions by 3 users not shown)
Line 2: Line 2:
Located between the CPU ([[CELL BE]]) and the lower I/O devices (SATA/PATA: [[Bluray Drive]]/[[Harddrive]], [[USB]], [[GbLAN]], [[Wifi]]/[[Bluetooth]], [[Flash (Hardware)]]: [[Starship2]]+NAND / NOR, [[MultiCardReader]] etc) via a Flex I/O bus (CellBE : BIC / IOIF1).
Located between the CPU ([[CELL BE]]) and the lower I/O devices (SATA/PATA: [[Bluray Drive]]/[[Harddrive]], [[USB]], [[GbLAN]], [[Wifi]]/[[Bluetooth]], [[Flash (Hardware)]]: [[Starship2]]+NAND / NOR, [[MultiCardReader]] etc) via a Flex I/O bus (CellBE : BIC / IOIF1).


== Chipnumers @ SKU's ==
== Chipnumbers @ SKU's ==
<div style="float:right">[[File:CXD2973GB.jpg|200px|thumb|left|PS3 Southbridge<br />SB with heatplate<br />CXD2973GB]]<br />[[File:sb_no_ihs.jpg|200px|thumb|left|PS3 Southbridge<br />SB without heatplate<br />CXD2979GB]]<br />[[File:CXD2984AGB.jpg|200px|thumb|left|PS3 Southbridge<br />SB without heatplate<br />CXD2984AGB]]<br />[[File:CXD9963GB-PS3slim.jpg|200px|thumb|left|PS3 Southbridge<br />SB without heatplate<br />CXD9963GB]]</div>
<div style="float:right">[[File:CXD2973GB.jpg|200px|thumb|left|PS3 Southbridge<br />CXD2973GB<br />with heatplate]]<br />[[File:sb_no_ihs.jpg|200px|thumb|left|PS3 Southbridge<br />CXD2979GB<br />without heatplate]]<br />[[File:CXD2984AGB.jpg|200px|thumb|left|PS3 Southbridge<br />CXD2984AGB]]<br />[[File:CXD9963GB-PS3slim.jpg|200px|thumb|left|PS3 Southbridge<br />CXD9963GB]]</div>


{|class="wikitable"
{|class="wikitable"
Line 9: Line 9:
! PS3 Model !! Mobo Model !! Mobo serial !! SB Serial !! part no. !! Comp.ID !! Notes
! PS3 Model !! Mobo Model !! Mobo serial !! SB Serial !! part no. !! Comp.ID !! Notes
|-{{cellcolors|lightgrey}}
|-{{cellcolors|lightgrey}}
| [[DECR-1000]] || [[TMU-520]] || 1-871-645-13 || [[CXD2973AGB-4]] ||  || || non-retail
| [[CEB-2030]]<br>[[CEB-2040]] || [[MPU-501]] || ? || ? ||  ||  || non-retail
|-{{cellcolors|lightgrey}}
| [[DECR-1000]] || [[TMU-520]] || 1-871-645-xx || [[CXD2973AGB-4]] ||  || IC4001 || non-retail
|-
|-
| [[CECHAxx]]<br>[[CECHBxx]] || [[COK-00x#COK-001|COK-001]] || 1-871-868-12<br />1-871-868-22<br />1-871-868-32 || [[CXD2973GB]] || 8-753-257-50 || IC3001 ||  
| [[CECHAxx]]<br>[[CECHBxx]] || [[COK-00x#COK-001|COK-001]] || 1-871-868-xx || [[CXD2973GB]] || 8-753-257-50 || IC3001 ||  
|-
|-
| [[CECHCxx]]<br>[[CECHExx]] || [[COK-00x#COK-002|COK-002]] || 1-873-513-21<br />1-873-513-31 || [[CXD2979GB]] || || ||  
| [[CECHCxx]]<br>[[CECHExx]] || [[COK-00x#COK-002|COK-002]] || 1-873-513-xx || [[CXD2979GB]] || 8-753-273-22 || IC3002 ||  
|-
|-
| [[CECHGxx]] || [[SEM-00x|SEM-001]] || 1-875-384-21<br />1-875-384-31 || rowspan="3" | [[CXD2984GB]] ||  || ||  
| [[CECHGxx]] || [[SEM-00x|SEM-001]] || 1-875-384-xx || rowspan="3" | [[CXD2984GB]] ||  || IC3001 ||  
|-
|-
| [[CECHHxx]] || [[DIA-00x#DIA-001|DIA-001]] || 1-875-368-11<br />1-875-368-31 ||  ||  ||  
| [[CECHHxx]] || [[DIA-00x#DIA-001|DIA-001]] || 1-875-368-xx ||  ||  ||  
|-
|-
| [[CECHJxx]]<br>[[CECHKxx]] || [[DIA-00x#DIA-002|DIA-002]] || 1-876-912-32 ||  ||  ||  
| [[CECHJxx]]<br>[[CECHKxx]] || [[DIA-00x#DIA-002|DIA-002]] || 1-876-912-xx ||  ||  ||  
|-
| [[CECHLxx]]<br>[[CECHMxx]]<br>[[CECHPxx]]<br>[[CECHQxx]] || [[VER-00x|VER-001]] || 1-878-196-xx || [[CXD2984AGB]] ||  ||  ||
|-{{cellcolors|lightgrey}}
| [[DECR-1400]] || [[DEB-001]] || 1-879-845-xx || [[CXD2984AGB]] ||  ||  || non-retail
|-
|-
| [[CECHLxx]]<br>[[CECHMxx]]<br>[[CECHPxx]]<br>[[CECHQxx]] || [[VER-00x|VER-001]] || 1-878-196-31<br />1-878-196-41 || [[CXD2984AGB]] ||  ||  ||  
| [[CECH-20xx]] || [[DYN-00x|DYN-001]] || 1-880-055-xx || rowspan="8" | [[CXD9963GB]] ||  ||  ||  
|-
|-
| [[CECH-20xx]] || [[DYN-00x|DYN-001]] || 1-880-055-31 || rowspan="7" | [[CXD9963GB]] ||  ||  ||  
| [[CECH-21xx]] || [[SUR-00x|SUR-001]] || 1-881-945-xx ||  ||  ||  
|-
|-
| [[CECH-21xx]] || [[SUR-00x|SUR-001]] || 1-881-945-11 ||  ||  ||  
| [[CECH-25xx]] || [[JTP-00x|JTP-001]] || 1-882-481-xx ||  ||  ||  
|-
|-
| [[CECH-25xx]] || [[JTP-00x|JTP-001]] || 1-882-481-31 ||  ||  ||  
| [[CECH-25xx]] || [[JSD-00x|JSD-001]] || 1-882-770-xx ||  ||  ||  
|-
|-
| [[CECH-25xx]] || [[JSD-00x|JSD-001]] || 1-882-770-11 ||  ||  ||  
| [[CECH-30xx]] || [[KTE-00x|KTE-001]] || 1-884-749-xx ||  ||  ||  
|-
|-
| [[CECH-30xx]] || [[KTE-00x|KTE-001]] || 1-884-749-11 ||  ||  ||  
| [[CECH-40xx]] || [[MSX-00x|MSX-001]] || 1-886-928-xx ||  ||  ||  
|-
|-
| [[CECH-40xx]] || [[MSX-00x|MSX-001]] || 1-886-928-11 ||  ||  ||  
| [[CECH-40xx]] || [[MPX-00x|MPX-001]] || 1-887-233-xx ||  ||  ||  
|-
|-
| [[CECH-40xx]] || [[MPX-00x|MPX-001]] || 1-887-233-11 ||  ||  ||  
| [[CECH-43xx]] || [[REX-00x|REX-001]] || ||  ||  ||  
|-
|-
|}
|}
===Alternative list===
*{{South Bridge pad layout 39x39}}
**CXD2973xxx Series
*{{South Bridge pad layout 31x31}}
**CXD2979xxx Series
*{{South Bridge pad layout 30x30}}
**CXD2984xxx Series
*{{South Bridge pad layout 22x22}}
**CXD9963xxx Series


= Revisions =
= Revisions =
Line 43: Line 59:
{|class="wikitable"
{|class="wikitable"
|-
|-
! Revision !! Bus ID !! Name
! Revision !! Bus ID !! Name !! [[System_Software|Lv0 support]] || [[Motherboard_Revisions|Used by]]
|-
|-{{cellcolors|lightgrey}}
| colspan="5" style="text-align:center" | STINGER (SPIDER prototype implemented using FPGA)
|-
| ? || ? || ? || ? || < [[CEB-1000]]
|-
|-
| 0x010 || 0x01000101 || DX 1.0
| colspan="5" style="border-left:hidden; border-right:hidden" | &nbsp;
|-
|-
| 0x011 || 0x01000102 || DX 1.1
! Revision !! Bus ID !! Name !! [[System_Software|Lv0 support]] || [[Motherboard_Revisions|Used by]]
|-{{cellcolors|lightgrey}}
| colspan="5" style="text-align:center" | SPIDER DX (CXD2973xxx Series 39x39 pads ?)
|-
|-
| 0x020 || 0x01000201 || DX 2.0
| 0x010 || 0x01000101 || DX 1.0 || 010.XXX+ || ? <!-- CEB-1000, CEB-1020, CEB-2000 -->
|-
|-
| 0x030 || 0x01000301 || DX 3.0
| 0x011 || 0x01000102 || DX 1.1 || 010.XXX+ || ?
|-
|-
| 0x031 || 0x01000302 || DX 3.1
| 0x020 || 0x01000201 || DX 2.0 || 030.XXX+ || [[MPU-501]] <!--CEB-201x, CEB-202x, CEB-203x, CEB-204x, CEB-205x -->
|-
|-
| 0x032 || 0x01000303 || DX 3.2
| 0x030 || 0x01000301 || DX 3.0 || [[040.005.r009|040.005]]+ || ? <!-- CEB-206x -->
|-
|-
| 0x110 || 0x02000101 || PX 1.0
| 0x031 || 0x01000302 || DX 3.1 || [[040.005.r009|040.005]]+ || [[TMU-510]], [[COK-001]]
|-
|-
| 0x120 || 0x02000102 || PX 1.1
| 0x032 || 0x01000303 || DX 3.2 || [[0.8.1.003.r010|081.003]]+ || [[TMU-520]]
|-{{cellcolors|lightgrey}}
| colspan="5" style="text-align:center" | SPIDER PX (CXD2979xxx Series 31x31 pads ?)
|-
|-
| 0x210 || 0x03000101 || SX 1.0
| 0x110 || 0x02000101 || PX 1.0 || [[0.8.1.003.r010|081.003]]+ || [[COK-002]] ?
|-
|-
| 0x220 || 0x03000102 || SX 1.1
| 0x120 || 0x02000102 || PX 1.1 || [[0.8.4.001.r010|084.001]]+ || [[COK-002]] ?
|-{{cellcolors|lightgrey}}
| colspan="5" style="text-align:center" | SPIDER SX (CXD2984xxx Series 30x30 pads ?)
|-
|-
| 0x230 || 0x03000103 || SX 1.2
| 0x210 || 0x03000101 || SX 1.0 || [[0.8.1.003.r010|081.003]]+ || [[SEM-001]] ?
|-
|-
| 0x310 || 0x04000100 || ZX 1.0
| 0x220 || 0x03000102 || SX 1.1 || [[0.8.4.001.r010|084.001]]+ || [[DIA-001]] ?
|-
|-
| 0x310 || 0x04000101 || ZX 1.0
| 0x230 || 0x03000103 || SX 1.2 || [[2.45 CEX|2.45]]+ || [[DIA-002|DIA-002 (refurbished)]], [[VER-001]]
|-{{cellcolors|lightgrey}}
| colspan="5" style="text-align:center" | SPIDER ZX (CXD9963xxx Series 22x22 pads ?)
<!-- |-
| 0x310 || 0x04000100 || ZX 1.0 seems to be wrong, the revision 0x310 is duplicated, and the busID seems to have a typo, all the other versions 1.0 ends in 0x....101-->
|-
|-
| 0x320 || 0x04000102 || ZX 1.1
| 0x310 || 0x04000101 || ZX 1.0 || [[2.70 CEX|2.70]]+ || [[DYN-001]] ?
|-
|-
| 0x330 || 0x04000103 || ZX 1.2
| 0x320 || 0x04000102 || ZX 1.1 || [[2.70 CEX|2.70]]+ || [[DYN-001]]
|-
|-
| 0x330 || 0x04000103 || ZX 1.2 || [[3.20 CEX|3.20]]+ || [[KTE-001]]
|}
|}


Note:
Note:

Latest revision as of 07:16, 25 March 2023

Southbridge[edit | edit source]

Located between the CPU (CELL BE) and the lower I/O devices (SATA/PATA: Bluray Drive/Harddrive, USB, GbLAN, Wifi/Bluetooth, Flash (Hardware): Starship2+NAND / NOR, MultiCardReader etc) via a Flex I/O bus (CellBE : BIC / IOIF1).

Chipnumbers @ SKU's[edit | edit source]

PS3 Southbridge
CXD2973GB
with heatplate

PS3 Southbridge
CXD2979GB
without heatplate

PS3 Southbridge
CXD2984AGB

PS3 Southbridge
CXD9963GB
PS3 SouthBridge
PS3 Model Mobo Model Mobo serial SB Serial part no. Comp.ID Notes
CEB-2030
CEB-2040		 MPU-501 ? ? non-retail
DECR-1000 TMU-520 1-871-645-xx CXD2973AGB-4 IC4001 non-retail
CECHAxx
CECHBxx		 COK-001 1-871-868-xx CXD2973GB 8-753-257-50 IC3001
CECHCxx
CECHExx		 COK-002 1-873-513-xx CXD2979GB 8-753-273-22 IC3002
CECHGxx SEM-001 1-875-384-xx CXD2984GB IC3001
CECHHxx DIA-001 1-875-368-xx
CECHJxx
CECHKxx		 DIA-002 1-876-912-xx
CECHLxx
CECHMxx
CECHPxx
CECHQxx		 VER-001 1-878-196-xx CXD2984AGB
DECR-1400 DEB-001 1-879-845-xx CXD2984AGB non-retail
CECH-20xx DYN-001 1-880-055-xx CXD9963GB
CECH-21xx SUR-001 1-881-945-xx
CECH-25xx JTP-001 1-882-481-xx
CECH-25xx JSD-001 1-882-770-xx
CECH-30xx KTE-001 1-884-749-xx
CECH-40xx MSX-001 1-886-928-xx
CECH-40xx MPX-001 1-887-233-xx
CECH-43xx REX-001

Alternative list[edit | edit source]

Revisions[edit | edit source]

Revision Bus ID Name Lv0 support Used by
STINGER (SPIDER prototype implemented using FPGA)
? ? ? ? < CEB-1000
 
Revision Bus ID Name Lv0 support Used by
SPIDER DX (CXD2973xxx Series 39x39 pads ?)
0x010 0x01000101 DX 1.0 010.XXX+ ?
0x011 0x01000102 DX 1.1 010.XXX+ ?
0x020 0x01000201 DX 2.0 030.XXX+ MPU-501
0x030 0x01000301 DX 3.0 040.005+ ?
0x031 0x01000302 DX 3.1 040.005+ TMU-510, COK-001
0x032 0x01000303 DX 3.2 081.003+ TMU-520
SPIDER PX (CXD2979xxx Series 31x31 pads ?)
0x110 0x02000101 PX 1.0 081.003+ COK-002 ?
0x120 0x02000102 PX 1.1 084.001+ COK-002 ?
SPIDER SX (CXD2984xxx Series 30x30 pads ?)
0x210 0x03000101 SX 1.0 081.003+ SEM-001 ?
0x220 0x03000102 SX 1.1 084.001+ DIA-001 ?
0x230 0x03000103 SX 1.2 2.45+ DIA-002 (refurbished), VER-001
SPIDER ZX (CXD9963xxx Series 22x22 pads ?)
0x310 0x04000101 ZX 1.0 2.70+ DYN-001 ?
0x320 0x04000102 ZX 1.1 2.70+ DYN-001
0x330 0x04000103 ZX 1.2 3.20+ KTE-001


Note:

  • Bus ID can be fetched directly from 0x24000087000 or from LV1 repository node:
    • get node index (XX) with name busXX.type where value == 0x04 (SB bus)
    • get value from node with name busXX.id

Documentation[edit | edit source]


Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=South_Bridge&oldid=69778"