Service Connectors: Difference between revisions
Jump to navigation
Jump to search
m (→CN????) |
m (Text replacement - "color:black" to "color:black!important") |
||
| (32 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
= Service Connectors = | |||
JTAG/UART/SPI/Diagnostic I/O used in Sony repair centers if a PS3 couldn't be fixed by software. | JTAG/UART/SPI/Diagnostic I/O used in Sony repair centers if a PS3 couldn't be fixed by software. | ||
| Line 5: | Line 5: | ||
* [[EBUS]] and [[Hardware_flashing#NOR_Interface_Testpoints|NOR Interface Testpoints]] are the ''storage'' related service points used with pinJIG/pogopin infactory | * [[EBUS]] and [[Hardware_flashing#NOR_Interface_Testpoints|NOR Interface Testpoints]] are the ''storage'' related service points used with pinJIG/pogopin infactory | ||
* [[PCI]] also has some pads for [[South Bridge]] I/O service/diagnostics. | * [[PCI]] also has some pads for [[South Bridge]] I/O service/diagnostics. | ||
==Preproduction Generation== | ==Preproduction Generation== | ||
| Line 92: | Line 90: | ||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| 1 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line || rowspan="1" | <b>-</b> | |||
|- | |- | ||
| 2 || ?? || SC_RESET/RST || style="background-color: | | 2 || ?? || SC_RESET/RST || style="background-color:green;color:white" | Syscon || System Reset || rowspan="1" | <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> | ||
|- | |- | ||
| 3 || {{NO}} || +3.3V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +3.3V line || - | |||
|- | |- | ||
| 4 || ?? || JRTCK || style="background-color: | | 4 || ?? || JRTCK || style="background-color:green;color:white" | Syscon || Return Test Clock || rowspan="6" | <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> | ||
|- | |- | ||
| 5 || ?? || JTCK || style="background-color: | | 5 || ?? || JTCK || style="background-color:green;color:white" | Syscon || Test Clock | ||
|- | |- | ||
| 6 || ?? || JTMS || style="background-color: | | 6 || ?? || JTMS || style="background-color:green;color:white" | Syscon || Test Mode Select | ||
|- | |- | ||
| 7 || ?? || JTDO || style="background-color: | | 7 || ?? || JTDO || style="background-color:green;color:white" | Syscon || Test Data Out | ||
|- | |- | ||
| 8 || ?? || JTDI || style="background-color: | | 8 || ?? || JTDI || style="background-color:green;color:white" | Syscon || Test Data In | ||
|- | |- | ||
| 9 || ?? || JNTRST || style="background-color: | | 9 || ?? || JNTRST || style="background-color:green;color:white" | Syscon || Test Reset | ||
|- | |- | ||
| 10 || {{NO}} || +3.3V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +3.3V line || - | |||
|- | |- | ||
|} | |} | ||
| Line 121: | Line 119: | ||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| - || ?? || Backup Mode? || style="background-color: | | - || ?? || Backup Mode? || style="background-color:green;color:white" | Syscon || Backup Mode? || rowspan="2" | <b>[[Syscon_Hardware#Syscon_Modes|Syscon Modes]]</b> | ||
|- | |- | ||
| - || ?? || Diag Mode? || style="background-color: | | - || ?? || Diag Mode? || style="background-color:green;color:white" | Syscon || Diagnose Mode? | ||
|- | |- | ||
|} | |} | ||
| Line 134: | Line 132: | ||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Standby Voltage !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Standby Voltage !! Group | ||
|- | |- | ||
| - || ?? || +3.3V_EVER? || style="background-color:red!important;color:white" | DC-DC Regulator || +3.3V line? || 3.3 || <b>-</b> | |||
|- | |- | ||
| - || ?? || Rx? || style="background-color: | | - || ?? || Rx? || style="background-color:green;color:white" | Syscon || Receive UART? || 0 || rowspan="2" | <b>[[Syscon_Hardware#Syscon_UART|Syscon UART]]</b> | ||
|- | |- | ||
| - || ?? || Tx? || style="background-color: | | - || ?? || Tx? || style="background-color:green;color:white" | Syscon || Transfer UART? || 3.14 | ||
|- | |- | ||
| - || ?? || GND? || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line || 0 || rowspan="1" | <b>-</b> | |||
|- | |- | ||
|} | |} | ||
=== Pictures (Traces from DECR) === | === Pictures (Traces from DECR) === | ||
* JTAG/BAK/DIA/UART TX/UART RX -> | * JTAG/BAK/DIA/UART TX/UART RX -> https://www.psdevwiki.com/ps3/File:7eGuCpc.jpg | ||
==1st Generation== | ==1st Generation== | ||
| Line 166: | Line 164: | ||
<div style="float:right">[[File:PS3 PinJIG Connector 1st Generation COOKIE-13.jpg|100px|thumb|left|First Generation Connector as seen on [[COOKIE-13]]]]</div> | <div style="float:right">[[File:PS3 PinJIG Connector 1st Generation COOKIE-13.jpg|100px|thumb|left|First Generation Connector as seen on [[COOKIE-13]]]]</div> | ||
<div style="float:right">[[File:PinJig Port to Testpoints COK-001.jpg|120px|thumb|left|Pogo-pins to Testpoints on [[COK-00x#COK-001|COK-001]]]]</div> | <div style="float:right">[[File:PinJig Port to Testpoints COK-001.jpg|120px|thumb|left|Pogo-pins to Testpoints on [[COK-00x#COK-001|COK-001]]]]</div> | ||
<div style="float:right">[[File:PS3 Service Connector 1st Generation COK-002.jpg|200px|thumb|left|PS3 [[Service Connectors|Service Connector]] 1st Generation [[COK-00x#COK-002|COK-002]]]]</div> | |||
{| class="wikitable" | {| class="wikitable" | ||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| 1 || {{NO}} || +5V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +5V line || <b>-</b> | |||
|- | |- | ||
| 2 || {{YES}} || TRST || style="background-color: | | 2 || {{YES}} || TRST || style="background-color:green;color:white" | Syscon || Test Reset (nTRST) || rowspan="7" | <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> | ||
|- | |- | ||
| 3 || {{YES}} || TDI || style="background-color: | | 3 || {{YES}} || TDI || style="background-color:green;color:white" | Syscon || Test Data In | ||
|- | |- | ||
| 4 || {{YES}} || RTCK || style="background-color: | | 4 || {{YES}} || RTCK || style="background-color:green;color:white" | Syscon || Return Test Clock | ||
|- | |- | ||
| 5 || {{YES}} || TCK || style="background-color: | | 5 || {{YES}} || TCK || style="background-color:green;color:white" | Syscon || Test Clock | ||
|- | |- | ||
| 6 || {{YES}} || TDO || style="background-color: | | 6 || {{YES}} || TDO || style="background-color:green;color:white" | Syscon || Test Data Out | ||
|- | |- | ||
| 7 || {{YES}} || TMS || style="background-color: | | 7 || {{YES}} || TMS || style="background-color:green;color:white" | Syscon || Test Mode Select | ||
|- | |- | ||
| 8 || {{YES}} || SC_RESET || style="background-color: | | 8 || {{YES}} || SC_RESET || style="background-color:green;color:white" | Syscon || System Reset (nSRST) | ||
|- | |- | ||
| 9 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line ||<b>-</b> | |||
|- | |- | ||
| 10 || {{YES}} || RxD || style="background-color: | | 10 || {{YES}} || RxD || style="background-color:green;color:white" | Syscon || Serial Receive || rowspan="2" | <b>[[Syscon_Hardware#Syscon_UART|Syscon UART]]</b> | ||
|- | |- | ||
| 11 || {{YES}} || TxD || style="background-color: | | 11 || {{YES}} || TxD || style="background-color:green;color:white" | Syscon || Serial Transmit | ||
|- | |- | ||
| 12 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line || <b>-</b> | |||
|- | |- | ||
| 13 || {{YES}} || Diag Mode || style="background-color: | | 13 || {{YES}} || Diag Mode || style="background-color:green;color:white" | Syscon || Diagnose Mode || rowspan="2" | <b>[[Syscon_Hardware#Syscon_Modes|Syscon Modes]]</b> | ||
|- | |- | ||
| 14 || {{YES}} || Backup Mode || style="background-color: | | 14 || {{YES}} || Backup Mode || style="background-color:green;color:white" | Syscon || Backup Mode | ||
|- | |- | ||
| 15 || {{NO}} || +3.3V_EVER || style="background-color: | | 15 || {{NO}} || +3.3V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +3.3V line || <b>-</b> | ||
|- bgcolor="#dddddd" | |- bgcolor="#dddddd" | ||
| 16 || {{YES}} || NC || <b>-</b> || <b>-</b> | | 16 || {{YES}} || NC || <b>-</b> || <b>-</b> || <b>-</b> | ||
|- | |- | ||
| 17 || {{NO}} || RMC || style="background-color: | | 17 || {{NO}} || RMC || style="background-color:green;color:white" | Syscon || IR Remote Control (input) || <b>-</b> | ||
|- | |- | ||
| 18 || {{NO}} || SB_TxD || style="background-color:blue;color:white" | South Bridge || Serial Transmit || rowspan="2" | <b>[[PCI#South_Bridge_serial|South Bridge UART]]</b> | | 18 || {{NO}} || SB_TxD || style="background-color:blue;color:white" | South Bridge || Serial Transmit || rowspan="2" | <b>[[PCI#South_Bridge_serial|South Bridge UART]]</b> | ||
| Line 222: | Line 221: | ||
| 26 || {{NO}} || SB_CHKSTP_OUT || style="background-color:blue;color:white" | South Bridge || Checkstop Out | | 26 || {{NO}} || SB_CHKSTP_OUT || style="background-color:blue;color:white" | South Bridge || Checkstop Out | ||
|- | |- | ||
| 27 || {{NO}} || +1.2V_MC_VDDIO || style="background-color:red!important;color:white" | DC-DC Regulator <!-- (Cell-line) --> || +1.2V line || rowspan="4" | <b>-</b> | |||
|- | |- | ||
| 28 || {{NO}} || +1.5V_RSX_VDDIO || style="background-color:red!important;color:white" | DC-DC Regulator <!-- (RSX-line) --> || +1.5V line | |||
|- | |- | ||
| 29 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line | |||
|- | |- | ||
| 30 || {{NO}} || +5V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +5V line | |||
|- | |- | ||
|} | |} | ||
| Line 235: | Line 234: | ||
=== CELL_BE JTAG Testpads=== | === CELL_BE JTAG Testpads=== | ||
<div style="float:right">[[File:CELL BE TESTPADS @COK001.JPG| | <div style="float:right">[[File:CELL BE TESTPADS @COK001.JPG|200px|thumb|left|[[CELL BE]] JTAG Testpads as seen on [[COK-00x#COK-001|COK-001]] and [[COK-00x#COK-002|COK-002]]]]</div> | ||
{| class="wikitable" | {| class="wikitable" | ||
| Line 251: | Line 250: | ||
|- | |- | ||
|} | |} | ||
<br style="clear: both;" /> | |||
==2nd Generation== | ==2nd Generation== | ||
{| class="wikitable" | {| class="wikitable" | ||
|- | |||
! Used on !! Type of Connector | ! Used on !! Type of Connector | ||
<!-- ZIF Connector : 2x Kyocera 046239010001800+ --> | <!-- ZIF Connector : 2x Kyocera 046239010001800+ --> | ||
| Line 264: | Line 265: | ||
|- bgcolor="#eeeeee" | |- bgcolor="#eeeeee" | ||
| [[DEB-001]] || Plain socket | | [[DEB-001]] || Plain socket | ||
|} | |} | ||
===CN4003=== | ===CN4003=== | ||
<div style="float:right">[[File:PS3 PinJIG Connector 2nd Generation DIA-001.jpg|200px|thumb|left|Second Generation Connectors as seen on DIA-001<br>CN4003 at left, CN4004 at right]]</div> | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| | | 1 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line || rowspan="2" | <b>-</b> | ||
|- | |- | ||
| | | 2 || {{NO}} || +5V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +5V line | ||
|- | |- | ||
| | | 3 || {{NO}} || SW_4_B || style="background-color:yellow" | USB || Power Switch || <b>[[USB]]</b> | ||
|- | |- | ||
| | | 4 || {{NO}} || SB_SIO0_TXD_M || style="background-color:blue;color:white" | South Bridge || Serial Transmit || rowspan="2" | <b>[[PCI#South_Bridge_serial|South Bridge UART]]</b> | ||
|- | |- | ||
| | | 5 || {{NO}} || SB_SIO0_RXD_M || style="background-color:blue;color:white" | South Bridge || Serial Receive | ||
|- | |- | ||
| | | 6 || {{YES}} || Backup Mode || style="background-color:green;color:white" | Syscon || Backup Mode || rowspan="2" | <b>[[Syscon_Hardware#Syscon_Modes|Syscon Modes]]</b> | ||
|- | |- | ||
| | | 7 || {{YES}} || Diag Mode || style="background-color:green;color:white" | Syscon || Diagnose Mode | ||
|- | |- | ||
| | | 8 || {{NO}} || RMC || style="background-color:green;color:white" | Syscon || IR Remote Control (input) || <b>-</b> | ||
|- | |- | ||
| | | 9 || {{YES}} || SC_RXD || style="background-color:green;color:white" | Syscon || Serial Receive || rowspan="2" | <b>[[Syscon_Hardware#Syscon_UART|Syscon UART]]</b> | ||
|- | |- | ||
| 10 || {{YES}} || SC_TXD || style="background-color:green;color:white" | Syscon || Serial Transmit | |||
|} | |} | ||
===CN4004=== | ===CN4004=== | ||
{| class="wikitable" | {| class="wikitable" | ||
|- | |||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| | | 1 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line || rowspan="3" | <b>-</b> | ||
|- | |- | ||
| | | 2 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line | ||
|- | |- | ||
| | | 3 || {{NO}} || +3.3V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +3.3V line | ||
|- | |- | ||
| | | 4 || {{YES}} || SC_RESET || style="background-color:green;color:white" | Syscon || System Reset (nSRST) || rowspan="7" | <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> | ||
|- | |- | ||
| 5 || {{YES}} || TMS || style="background-color: | | 5 || {{YES}} || TMS || style="background-color:green;color:white" | Syscon || Test Mode Select | ||
|- | |- | ||
| | | 6 || {{YES}} || TDO || style="background-color:green;color:white" | Syscon || Test Data Out | ||
|- | |- | ||
| | | 7 || {{YES}} || TCK || style="background-color:green;color:white" | Syscon || Test Clock | ||
|- | |- | ||
| | | 8 || {{YES}} || RTCK || style="background-color:green;color:white" | Syscon || Return Test Clock | ||
|- | |- | ||
| | | 9 || {{YES}} || TDI || style="background-color:green;color:white" | Syscon || Test Data In | ||
|- | |- | ||
| 10 || {{YES}} || TRST || style="background-color:green;color:white" | Syscon || Test Reset (nTRST) | |||
|} | |} | ||
===CN1001 (CELL_BE_JTAG)=== | ===CN1001 (CELL_BE_JTAG)=== | ||
<div style="float:right">[[File:CELL BE TESTPADS.jpg|200px|thumb|left|Second Generation CN1001 Connector as seen on SEM-001]]</div> | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function | |||
|- | |- | ||
| | | 1 || {{NO}} || BE_TDI || style="background-color:magenta;color:white" | CELL BE || Test Data In | ||
|- | |- | ||
| | | 2 || {{NO}} || BE_TRST || style="background-color:magenta;color:white" | CELL BE || Test Reset (nTRST) | ||
|- | |- | ||
| | | 3 || {{NO}} || BE_TCK || style="background-color:magenta;color:white" | CELL BE || Test Clock | ||
|- | |- | ||
| | | 4 || {{NO}} || BE_TMS || style="background-color:magenta;color:white" | CELL BE || Test Mode Select | ||
|- | |- | ||
| | | 5 || {{NO}} || BE_TDO || style="background-color:magenta;color:white" | CELL BE || Test Data Out | ||
|- | |- | ||
| 6 || {{NO}} || /BE_RESET_AND || style="background-color:magenta;color:white" | CELL BE || Cell Reset | | 6 || {{NO}} || /BE_RESET_AND || style="background-color:magenta;color:white" | CELL BE || Cell Hard Reset<br>BE_RESET and BE_RESET_AND (pads 6 and 8 of this connector), are connected to each other with a <abbr title="R1024 in SEM-001">0 ohms resistor</abbr> located in between CELL border and his [[Thermal#Temperature_Monitors|temperature monitor]] | ||
|- | |- | ||
| | | 7 || {{NO}} || /BE_CHKSTP_OUT || style="background-color:magenta;color:white" | CELL BE || Cell Checkstop Out | ||
|- | |- | ||
| | | 8 || {{NO}} || BE_RESET || style="background-color:magenta;color:white" | CELL BE || Cell Reset<br>BE_RESET and BE_RESET_AND (pads 6 and 8 of this connector), are connected to each other with a <abbr title="R1024 in SEM-001">0 ohms resistor</abbr> located in between CELL border and his [[Thermal#Temperature_Monitors|temperature monitor]] | ||
|- | |- | ||
| | | 9 || {{NO}} || BE_POWGOOD || style="background-color:magenta;color:white" | CELL BE || Power Good | ||
|- | |- | ||
| | | 10 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line | ||
|- | |- | ||
| | | 11 || {{NO}} || +1.2V_MC2_VDDIO || style="background-color:red!important;color:white" | DC-DC Regulator || +1.2V Line | ||
|- | |- | ||
| 12 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line | |||
|} | |} | ||
| Line 384: | Line 387: | ||
| [[PQX-00x#PQX-001|PQX-001]] || Plain socket | | [[PQX-00x#PQX-001|PQX-001]] || Plain socket | ||
|- | |- | ||
| [[RTX-00x#RTX-001|RTX-001]] ? || Plain socket | |||
|- | |||
| [[REX-00x#REX-001|REX-001]] ? || Plain socket | |||
|} | |} | ||
===CN????=== | ===CN????=== | ||
This connector was introduced at the same time than the first [[Sherwood]] syscon (in [[VER-001]] motherboard with a [[SW-301]] syscon), and it seems to be used in all the next motherboards with syscons from the [[SW2-30x]] or [[SW3-30x]] series | |||
<div style="float:right">[[File:Service connector 3rd gen VERTIGO.jpg|200px|thumb|left|PS3 Service Connector 3rd gen on [[VER-001|VERTIGO]]]]</div> | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |||
! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ! Pin !! Pogo-Pin Con. !! Name !! Connected to !! Function !! Group | ||
|- | |- | ||
| | | 1 || {{NO}} || +5V_EVER || style="background-color:red!important;color:white" | DC-DC Regulator || +5V line || rowspan="2" | <b>-</b> | ||
|- | |- | ||
| | | 2 || {{NO}} || GND || style="background-color:black!important;color:white" | DC-DC Regulator || Ground line | ||
|- | |- | ||
| | | 3 || {{NO}} || "P73" || style="background-color:green;color:white" | Syscon || (GPIO) || <b>[[Syscon_Hardware#Syscon_Modes|Syscon Modes]]</b>?<!--Connected to pin 5 of [[Talk:Regulators#D35653_0S25]]... so this pin is directly (or indirectly) related with flash power states--> | ||
|- | |- | ||
| | | 4 || {{NO}} || SB_SIO0_TXD_M || style="background-color:blue;color:white" | South Bridge || Serial Transmit || rowspan="2" |<b>[[PCI#South_Bridge_serial|South Bridge UART]]</b> (throught 2 missing SMD components [[Media:PCI connector JSD-001 SB and SC UART.jpg|at the left of the PCI testpads 75 and 77]]) | ||
|- | |- | ||
| | | 5 || {{NO}} || SB_SIO0_RXD_M || style="background-color:blue;color:white" | South Bridge || Serial Receive | ||
|- | |- | ||
| | | 6 || {{NO}} || SB_PIO15? || style="background-color:blue;color:white" | South Bridge || ? || ? | ||
|- | |- | ||
| | | 7 || {{NO}} || TOOL0 || style="background-color:green;color:white" | Syscon || Data input/output for tool || rowspan="3" | <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> (throught missing SMD components. See: [[Media:Syscon_SW2-303_Unsoldered.JPG|lines 7,8,9 disconnected]]) | ||
|- | |- | ||
| | | 8 || {{NO}} || FLMD0 || style="background-color:green;color:white" | Syscon || Flash programming mode | ||
|- | |- | ||
| | | 9 || {{NO}} || RESET <!-- low active --> || style="background-color:green;color:white" | Syscon || Reset | ||
|- | |- | ||
| | | 10 || {{YES}} || SC_TxD || style="background-color:green;color:white" | Syscon || Serial Transmit || rowspan="2" | <b>[[Syscon_Hardware#Syscon_UART|Syscon UART]]</b> (throught missing SMD components. See : [[Media:SC_Serv_Connector.JPG|lines 10,11 disconnected]]) | ||
|- | |- | ||
| | | 11 || {{YES}} || SC_RxD || style="background-color:green;color:white" | Syscon || Serial Receive | ||
|- | |- | ||
| | | 12 || {{YES}} || "P65" || style="background-color:green;color:white" | Syscon || (GPIO) || <b>[[Syscon_Hardware#Syscon_Modes|Syscon Modes]]</b>? (throught missing SMD components. See: [[Media:SC_Serv_Connector.JPG|line 12 disconnected]]) | ||
|- | |- | ||
| | | 13 || {{YES}} || TOOL1 || style="background-color:green;color:white" | Syscon || Clock output for tool || <b>[[Syscon_Hardware#Syscon_JTAG|Syscon JTAG]]</b> (throught missing SMD components. See: [[Media:SC_Serv_Connector.JPG|line 13 disconnected]]) | ||
|- | |- | ||
| 14 || {{NO}} || SB_PIO14? || style="background-color:blue;color:white" | South Bridge || ? || ? | |||
|} | |} | ||
<gallery> | |||
File:PS3 Service Connector VER-001-small.jpg|Third Generation Service Connector as seen on VER-001 | |||
File:PS3 PinJIG Connector 3rd Generation DYN-001.jpg|Third Generation Service Connector as seen on DYN-001 | |||
File:PS3 Service Connector DYN-001.jpg|Third Generation Service Connector as seen on DYN-001 | |||
File:PS3 PinJIG Connector 3rd Generation SURTEES-03.jpg|Third Generation Service Connector as seen on SURTEES-03 | |||
File:PS3 Service Connector JSD-001.jpg|Third Generation Service Connector as seen on JSD-001 | |||
File:PS3 Service Connector MPX-001 12GB.jpg|Third Generation Service Connector as seen on MPX-001 | |||
</gallery> | |||
===CELL_BE_JTAG=== | |||
<div style="float:right">[[File:CELL BE TESTPADS JSD-001.jpg|200px|thumb|left|[[CELL BE]] TESTPADS on [[JSD-001]]]]</div> | |||
Same pinout than previous gen ? | |||
<br style="clear: both;" /> | |||
===Bluray Drive Diagnostic Port=== | |||
<div style="float:right">[[File:Bluray Drive Diagnostic Port 28pin on JSD-001.jpg|200px|thumb|left|Unknown service connector on [[JSD-001]]]]</div> | |||
For pinout see: [[Bluray_Drive#CN300_45pin|CN300]] | |||
<br style="clear: both;" /> | |||
=Links= | |||
https://web.archive.org/web/20160309151818/ http://pastie.org/private/h8osu80ksjr0xdta97zida <br> | https://web.archive.org/web/20160309151818/ http://pastie.org/private/h8osu80ksjr0xdta97zida <br> | ||
https://pastebin.com/hp3Uz6F7 (mirror) <br> | https://pastebin.com/hp3Uz6F7 (mirror) <br> | ||
http://docs-asia.electrocomponents.com/webdocs/14a3/0900766b814a341b.pdf | http://docs-asia.electrocomponents.com/webdocs/14a3/0900766b814a341b.pdf | ||
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | {{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | ||
Latest revision as of 05:05, 1 July 2023
Service Connectors[edit | edit source]
JTAG/UART/SPI/Diagnostic I/O used in Sony repair centers if a PS3 couldn't be fixed by software.
Notes:
- EBUS and NOR Interface Testpoints are the storage related service points used with pinJIG/pogopin infactory
- PCI also has some pads for South Bridge I/O service/diagnostics.
Preproduction Generation[edit | edit source]
| Used on | Type of Connector |
|---|---|
| MPU-501 (CEB-2040) | CN6504: Headerpins CN6507: ZIF Connector |
CN6504 (SC_JTAG)[edit | edit source]
MPU-501 CN6504 SC_JTAG
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | ? | ? | ? | |
| 2 | NO | ? | ? | ? | |
| 3 | NO | ? | ? | ? | |
| 4 | NO | ? | ? | ? | |
| 5 | NO | ? | ? | ? | |
| 6 | NO | ? | ? | ? | |
| 7 | NO | ? | ? | ? | |
| 8 | NO | ? | ? | ? | |
| 9 | NO | ? | ? | ? | |
| 10 | NO | ? | ? | ? | |
| 11 | NO | ? | ? | ? | |
| 12 | NO | ? | ? | ? | |
| 13 | NO | ? | ? | ? | |
| 14 | NO | ? | ? | ? | |
| 15 | NO | ? | ? | ? | |
| 16 | NO | ? | ? | ? | |
| 17 | NO | ? | ? | ? | |
| 18 | NO | ? | ? | ? | |
| 19 | NO | ? | ? | ? | |
| 20 | NO | ? | ? | ? |
CN6507 (STATUS)[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | ? | ? | ? | |
| 2 | NO | ? | ? | ? | |
| 3 | NO | ? | ? | ? | |
| 4 | NO | ? | ? | ? | |
| 5 | NO | ? | ? | ? | |
| 6 | NO | ? | ? | ? | |
| 7 | NO | ? | ? | ? | |
| 8 | NO | ? | ? | ? | |
| 9 | NO | ? | ? | ? |
CN6504 (SC_JTAG) (DECR)[edit | edit source]
TMU-520 CN6504 SC_JTAG
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | GND | DC-DC Regulator | Ground line | - |
| 2 | ?? | SC_RESET/RST | Syscon | System Reset | Syscon JTAG |
| 3 | NO | +3.3V_EVER | DC-DC Regulator | +3.3V line | - |
| 4 | ?? | JRTCK | Syscon | Return Test Clock | Syscon JTAG |
| 5 | ?? | JTCK | Syscon | Test Clock | |
| 6 | ?? | JTMS | Syscon | Test Mode Select | |
| 7 | ?? | JTDO | Syscon | Test Data Out | |
| 8 | ?? | JTDI | Syscon | Test Data In | |
| 9 | ?? | JNTRST | Syscon | Test Reset | |
| 10 | NO | +3.3V_EVER | DC-DC Regulator | +3.3V line | - |
- (SC) RESET is connected to S6503 Button
Diag/Backup (DECR)[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| - | ?? | Backup Mode? | Syscon | Backup Mode? | Syscon Modes |
| - | ?? | Diag Mode? | Syscon | Diagnose Mode? |
- Backup is Connected to S6502-1 Switch
- Diag is Connected to S6502-2 Switch
SC_UART (DECR)[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Standby Voltage | Group |
|---|---|---|---|---|---|---|
| - | ?? | +3.3V_EVER? | DC-DC Regulator | +3.3V line? | 3.3 | - |
| - | ?? | Rx? | Syscon | Receive UART? | 0 | Syscon UART |
| - | ?? | Tx? | Syscon | Transfer UART? | 3.14 | |
| - | ?? | GND? | DC-DC Regulator | Ground line | 0 | - |
Pictures (Traces from DECR)[edit | edit source]
- JTAG/BAK/DIA/UART TX/UART RX -> https://www.psdevwiki.com/ps3/File:7eGuCpc.jpg
1st Generation[edit | edit source]
| Used on | Type of Connector |
|---|---|
| COOKIE-13 | ZIF Connector |
| COK-001 (Prototype) | Plain socket |
| COK-001 | Plain socket |
| COK-002 | Plain socket |
| COK-002W | Plain socket |
CN4009[edit | edit source]
First Generation Connector as seen on COK-002
First Generation Connector as seen on COK-001
First Generation Connector as seen on COOKIE-13
Pogo-pins to Testpoints on COK-001
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | +5V_EVER | DC-DC Regulator | +5V line | - |
| 2 | YES | TRST | Syscon | Test Reset (nTRST) | Syscon JTAG |
| 3 | YES | TDI | Syscon | Test Data In | |
| 4 | YES | RTCK | Syscon | Return Test Clock | |
| 5 | YES | TCK | Syscon | Test Clock | |
| 6 | YES | TDO | Syscon | Test Data Out | |
| 7 | YES | TMS | Syscon | Test Mode Select | |
| 8 | YES | SC_RESET | Syscon | System Reset (nSRST) | |
| 9 | NO | GND | DC-DC Regulator | Ground line | - |
| 10 | YES | RxD | Syscon | Serial Receive | Syscon UART |
| 11 | YES | TxD | Syscon | Serial Transmit | |
| 12 | NO | GND | DC-DC Regulator | Ground line | - |
| 13 | YES | Diag Mode | Syscon | Diagnose Mode | Syscon Modes |
| 14 | YES | Backup Mode | Syscon | Backup Mode | |
| 15 | NO | +3.3V_EVER | DC-DC Regulator | +3.3V line | - |
| 16 | YES | NC | - | - | - |
| 17 | NO | RMC | Syscon | IR Remote Control (input) | - |
| 18 | NO | SB_TxD | South Bridge | Serial Transmit | South Bridge UART |
| 19 | NO | SB_RxD | South Bridge | Serial Receive | |
| 20 | NO | SW_4_A | (W)LAN | Power Switch | LAN & WLAN |
| 21 | NO | BE_TRG_OUT | CELL BE | Trigger Out | Component Tests |
| 22 | NO | RSX_TRG_OUT | RSX | Trigger Out | |
| 23 | NO | SB_TRG_OUT | South Bridge | Trigger Out | |
| 24 | NO | BE_CHKSTP_OUT | CELL BE | Checkstop Out | |
| 25 | NO | RSX_CHKSTP_OUT | RSX | Checkstop Out | |
| 26 | NO | SB_CHKSTP_OUT | South Bridge | Checkstop Out | |
| 27 | NO | +1.2V_MC_VDDIO | DC-DC Regulator | +1.2V line | - |
| 28 | NO | +1.5V_RSX_VDDIO | DC-DC Regulator | +1.5V line | |
| 29 | NO | GND | DC-DC Regulator | Ground line | |
| 30 | NO | +5V_EVER | DC-DC Regulator | +5V line |
It looks like Kayocera 6240
CELL_BE JTAG Testpads[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| CL1103 | YES | TDO | pin AW14 @ CELL BE | Test Data Out | CELL BE JTAG |
| CL1104 | YES | TDI | pin AW13 @ CELL BE | Test Data In | |
| CL1105 | YES | TCK | pin BA13 @ CELL BE | Test Clock | |
| CL1106 | YES | TMS | pin AW12 @ CELL BE | Test Mode Select | |
| CL1107 | YES | /TRST | pin AV14 @ CELL BE | Test Reset (nTRST) |
2nd Generation[edit | edit source]
| Used on | Type of Connector |
|---|---|
| SEM-001 | Plain socket |
| DIA-001 | Plain socket |
| DIA-002 | Plain socket |
| DEB-001 | Plain socket |
CN4003[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | GND | DC-DC Regulator | Ground line | - |
| 2 | NO | +5V_EVER | DC-DC Regulator | +5V line | |
| 3 | NO | SW_4_B | USB | Power Switch | USB |
| 4 | NO | SB_SIO0_TXD_M | South Bridge | Serial Transmit | South Bridge UART |
| 5 | NO | SB_SIO0_RXD_M | South Bridge | Serial Receive | |
| 6 | YES | Backup Mode | Syscon | Backup Mode | Syscon Modes |
| 7 | YES | Diag Mode | Syscon | Diagnose Mode | |
| 8 | NO | RMC | Syscon | IR Remote Control (input) | - |
| 9 | YES | SC_RXD | Syscon | Serial Receive | Syscon UART |
| 10 | YES | SC_TXD | Syscon | Serial Transmit |
CN4004[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | GND | DC-DC Regulator | Ground line | - |
| 2 | NO | GND | DC-DC Regulator | Ground line | |
| 3 | NO | +3.3V_EVER | DC-DC Regulator | +3.3V line | |
| 4 | YES | SC_RESET | Syscon | System Reset (nSRST) | Syscon JTAG |
| 5 | YES | TMS | Syscon | Test Mode Select | |
| 6 | YES | TDO | Syscon | Test Data Out | |
| 7 | YES | TCK | Syscon | Test Clock | |
| 8 | YES | RTCK | Syscon | Return Test Clock | |
| 9 | YES | TDI | Syscon | Test Data In | |
| 10 | YES | TRST | Syscon | Test Reset (nTRST) |
CN1001 (CELL_BE_JTAG)[edit | edit source]
| Pin | Pogo-Pin Con. | Name | Connected to | Function |
|---|---|---|---|---|
| 1 | NO | BE_TDI | CELL BE | Test Data In |
| 2 | NO | BE_TRST | CELL BE | Test Reset (nTRST) |
| 3 | NO | BE_TCK | CELL BE | Test Clock |
| 4 | NO | BE_TMS | CELL BE | Test Mode Select |
| 5 | NO | BE_TDO | CELL BE | Test Data Out |
| 6 | NO | /BE_RESET_AND | CELL BE | Cell Hard Reset BE_RESET and BE_RESET_AND (pads 6 and 8 of this connector), are connected to each other with a 0 ohms resistor located in between CELL border and his temperature monitor |
| 7 | NO | /BE_CHKSTP_OUT | CELL BE | Cell Checkstop Out |
| 8 | NO | BE_RESET | CELL BE | Cell Reset BE_RESET and BE_RESET_AND (pads 6 and 8 of this connector), are connected to each other with a 0 ohms resistor located in between CELL border and his temperature monitor |
| 9 | NO | BE_POWGOOD | CELL BE | Power Good |
| 10 | NO | GND | DC-DC Regulator | Ground line |
| 11 | NO | +1.2V_MC2_VDDIO | DC-DC Regulator | +1.2V Line |
| 12 | NO | GND | DC-DC Regulator | Ground line |
3rd Generation[edit | edit source]
| Used on | Type of Connector |
|---|---|
| VERTIGO-002 | Unknown Connector |
| VER-001 | Plain socket |
| DYN-001 | Plain socket |
| SURTEES-03 | Unknown Connector |
| SUR-001 | Plain socket |
| JTP-001 | Plain socket |
| JSD-001 | Plain socket |
| KTEN-04 | Unknown Connector |
| KTE-001 | Plain socket |
| MSX-K02 | Unknown Connector |
| MSX-001 | Plain socket |
| MPX-001 | Plain socket |
| NPX-001 | Plain socket |
| PPX-001 | Plain socket |
| PQX-001 | Plain socket |
| RTX-001 ? | Plain socket |
| REX-001 ? | Plain socket |
CN????[edit | edit source]
This connector was introduced at the same time than the first Sherwood syscon (in VER-001 motherboard with a SW-301 syscon), and it seems to be used in all the next motherboards with syscons from the SW2-30x or SW3-30x series
PS3 Service Connector 3rd gen on VERTIGO
| Pin | Pogo-Pin Con. | Name | Connected to | Function | Group |
|---|---|---|---|---|---|
| 1 | NO | +5V_EVER | DC-DC Regulator | +5V line | - |
| 2 | NO | GND | DC-DC Regulator | Ground line | |
| 3 | NO | "P73" | Syscon | (GPIO) | Syscon Modes? |
| 4 | NO | SB_SIO0_TXD_M | South Bridge | Serial Transmit | South Bridge UART (throught 2 missing SMD components at the left of the PCI testpads 75 and 77) |
| 5 | NO | SB_SIO0_RXD_M | South Bridge | Serial Receive | |
| 6 | NO | SB_PIO15? | South Bridge | ? | ? |
| 7 | NO | TOOL0 | Syscon | Data input/output for tool | Syscon JTAG (throught missing SMD components. See: lines 7,8,9 disconnected) |
| 8 | NO | FLMD0 | Syscon | Flash programming mode | |
| 9 | NO | RESET | Syscon | Reset | |
| 10 | YES | SC_TxD | Syscon | Serial Transmit | Syscon UART (throught missing SMD components. See : lines 10,11 disconnected) |
| 11 | YES | SC_RxD | Syscon | Serial Receive | |
| 12 | YES | "P65" | Syscon | (GPIO) | Syscon Modes? (throught missing SMD components. See: line 12 disconnected) |
| 13 | YES | TOOL1 | Syscon | Clock output for tool | Syscon JTAG (throught missing SMD components. See: line 13 disconnected) |
| 14 | NO | SB_PIO14? | South Bridge | ? | ? |
Third Generation Service Connector as seen on VER-001
Third Generation Service Connector as seen on DYN-001
Third Generation Service Connector as seen on DYN-001
Third Generation Service Connector as seen on SURTEES-03
Third Generation Service Connector as seen on JSD-001
Third Generation Service Connector as seen on MPX-001
CELL_BE_JTAG[edit | edit source]
Same pinout than previous gen ?
Bluray Drive Diagnostic Port[edit | edit source]
Unknown service connector on JSD-001
For pinout see: CN300
Links[edit | edit source]
https://web.archive.org/web/20160309151818/ http://pastie.org/private/h8osu80ksjr0xdta97zida
https://pastebin.com/hp3Uz6F7 (mirror)
http://docs-asia.electrocomponents.com/webdocs/14a3/0900766b814a341b.pdf
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
