RAM: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
mNo edit summary
Line 1: Line 1:
= Main System Memory (RAM) =
= System Memory (RAM) =
<div style="float:right">[[File:XDR-quad to CELLBE to SouthBridge diagram.png|200px|thumb|left|XDR-quad to CELLBE to SouthBridge diagram of PS3 FAT and early PS3 Slim's CECH-20..A/DYN-001]]<br />[[File:XDR-dual to CELLBE to SouthBridge diagram.png|200px|thumb|left|XDR-dual to CELLBE to SouthBridge diagram  since CECH-21..A/SUR-001]]<br />[[File:X5116AC-3C-E.jpg|200px|thumb|left|XDR-quad memory<br />[[CECHGxx]] / [[SEM-00x|SEM-001]]]]</div>
<div style="float:right">[[File:XDR-quad to CELLBE to SouthBridge diagram.png|200px|thumb|left|XDR-quad to CELLBE to SouthBridge diagram of PS3 FAT and early PS3 Slim's CECH-20..A/DYN-001]]<br />[[File:XDR-dual to CELLBE to SouthBridge diagram.png|200px|thumb|left|XDR-dual to CELLBE to SouthBridge diagram  since CECH-21..A/SUR-001]]<br />[[File:X5116AC-3C-E.jpg|200px|thumb|left|XDR-quad memory<br />[[CECHGxx]] / [[SEM-00x|SEM-001]]]]</div>


Line 82: Line 82:
|-
|-
|}
|}
:


== Graphics Memory ==
== Other XDR Rambus references ==
* [https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/AF7832F379790768872572D10047E52B/$file/CellBE_HIG_65nm_v1.01_8Jun2007.pdf CellBE_HIG_65nm_v1.01_8Jun2007.pdf]
* [http://www.capsl.udel.edu/~jmanzano/Cell/docs/arch/BE_Hardwar_Init_Guide_v1.3_31March2006.pdf BE_Hardwar_Init_Guide_v1.3_31March2006.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0362_v0_71.pdf Rambus XDR IO Cell (XIO) - dl_0362_v0_71.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0161_v0_8.pdf XDR Architecture - Rambus dl_0161_v0_8.pdf]
* [http://www.rambus.com/assets/documents/products/xdr_dl_0476.pdf 8x4Mx16/8/4/2 - Rambus xdr_dl_0476.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0169l_v0_81.pdf XDR Clock Generator - Rambus dl_0169l_v0_81.pdf]
* dl_0178_v0_93.pdf (january 2006)
* dl_0178_v0_95.pdf (august 2006)


* http://www.mirrorcreator.com/files/1KD96OYT/xdr_product_guide_mar_06_0.pdf_links
* http://www.mirrorcreator.com/files/1C1NTTYD/Elpida_E1819E20_0.pdf_links
* http://www.mirrorcreator.com/files/KGNOVWHK/Elpida_E0881E20_0.pdf_links
* http://www.mirrorcreator.com/files/SSF2GNEK/Samsung_k4y50xx4ue_rev10.pdf_links
* http://www.mirrorcreator.com/files/1FQRE8S5/Samsung_k4y50xx4uc_rev11_0.pdf_links
* http://www.mirrorcreator.com/files/11S5L1EW/Elpida_E1033E40_EOL_0.pdf_links
= Video Memory (VRAM) =
<div style="float:right">[[File:GDDR3 to RSX to CellBE diagram.png|200px|thumb|left|Quad 64MB GDDR3 (256MB total) to RSX to CellBE diagram ]]<br />[[File:RSX_MEMORY.jpg|200px|thumb|left|RSX bare die<br />GPU in centre<br />4x GDDR3]]</div>
<div style="float:right">[[File:GDDR3 to RSX to CellBE diagram.png|200px|thumb|left|Quad 64MB GDDR3 (256MB total) to RSX to CellBE diagram ]]<br />[[File:RSX_MEMORY.jpg|200px|thumb|left|RSX bare die<br />GPU in centre<br />4x GDDR3]]</div>


Line 105: Line 120:
|}
|}


<div style="height:255px; overflow:auto"><!--// dirty and cheap spacer //--></div>
= PS2 Compatibility Memory =
 
== Other XDR Rambus references ==
* [https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/AF7832F379790768872572D10047E52B/$file/CellBE_HIG_65nm_v1.01_8Jun2007.pdf CellBE_HIG_65nm_v1.01_8Jun2007.pdf]
* [http://www.capsl.udel.edu/~jmanzano/Cell/docs/arch/BE_Hardwar_Init_Guide_v1.3_31March2006.pdf BE_Hardwar_Init_Guide_v1.3_31March2006.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0362_v0_71.pdf Rambus XDR IO Cell (XIO) - dl_0362_v0_71.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0161_v0_8.pdf XDR Architecture - Rambus dl_0161_v0_8.pdf]
* [http://www.rambus.com/assets/documents/products/xdr_dl_0476.pdf 8x4Mx16/8/4/2 - Rambus xdr_dl_0476.pdf]
* [http://www.rambus.com/assets/documents/products/dl_0169l_v0_81.pdf XDR Clock Generator - Rambus dl_0169l_v0_81.pdf]
* dl_0178_v0_93.pdf (january 2006)
* dl_0178_v0_95.pdf (august 2006)
 
* http://www.mirrorcreator.com/files/1KD96OYT/xdr_product_guide_mar_06_0.pdf_links
* http://www.mirrorcreator.com/files/1C1NTTYD/Elpida_E1819E20_0.pdf_links
* http://www.mirrorcreator.com/files/KGNOVWHK/Elpida_E0881E20_0.pdf_links
* http://www.mirrorcreator.com/files/SSF2GNEK/Samsung_k4y50xx4ue_rev10.pdf_links
* http://www.mirrorcreator.com/files/1FQRE8S5/Samsung_k4y50xx4uc_rev11_0.pdf_links
* http://www.mirrorcreator.com/files/11S5L1EW/Elpida_E1033E40_EOL_0.pdf_links
 
== PS2 Compatibility Memory ==
See: [[PS2 Compatibility]]
See: [[PS2 Compatibility]]


{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>

Revision as of 07:49, 9 April 2021

System Memory (RAM)

XDR-quad to CELLBE to SouthBridge diagram of PS3 FAT and early PS3 Slim's CECH-20..A/DYN-001

XDR-dual to CELLBE to SouthBridge diagram since CECH-21..A/SUR-001

XDR-quad memory
CECHGxx / SEM-001

Chipnumers @ SKU's

The PS3 has 256MB of 64 bit bus Rambus XDR main system memory. Older models use four 64MB chips, while newer models uses two 128MB chips.

PS3 Model Mobo Model Mobo serial RAM Serial Amount Notes
CECHAxx COK-001 1-871-868-12
1-871-868-22
1-871-868-32		 X5116ACSE-3C-E
   or
K4Y50164UC-JCB3 		4
CECHBxx COK-001 1-871-868-12
1-871-868-22
1-871-868-32		 X5116ACSE-3C-E
   or
K4Y50164UC-JCB3 		4
CECHCxx COK-002 1-873-513-21
1-873-513-31		 X5116ACSE-3C-E
   or
K4Y50164UC-JCB3 		4
CECHDxx SKU never released
CECHExx COK-002W X5116ACSE-3C-E
   or
K4Y50164UC-JCB3 		4
CECHFxx SKU never released
CECHGxx SEM-001 1-875-384-21
1-875-384-31		 X5116ACSE-3C-E 4
CECHHxx DIA-001 1-875-368-11
1-875-368-31		 X5116ADSE-3C-E 4
CECHIxx SKU never released
CECHJxx DIA-002 1-876-912-32 K4Y50164UE-JCB3 4
CECHKxx DIA-002 1-876-912-32 K4Y50164UE-JCB3 4
CECHLxx VER-001 1-878-196-31
1-878-196-41		 X5116ADSE-3C-E
   or
IDRD51-0-A1F1C-32C		 4
CECHMxx VER-001 1-878-196-31
1-878-196-41		 X5116ADSE-3C-E 4
CECHNxx SKU never released
CECHOxx SKU never released
CECHPxx VER-001 1-878-196-31
1-878-196-41		 X5116ADSE-3C-E 4
CECHQxx VER-001 1-878-196-31
1-878-196-41		 X5116ADSE-3C-E 4
CECH-20xx DYN-001 1-880-055-31 X5116ADSE-3C-E 4
CECH-21xx SUR-001 1-881-945-11 X1032BASE-3C-F 2
CECH-25xx JTP-001 1-882-481-31 X1032BASE-3CA2-F 2
CECH-25xx JSD-001 1-882-770-11 X1032BASE-3C-F 2
CECH-30xx KTE-001 1-884-749-11 X1032BASE-3C-F 2
CECH-40xx MSX-001 1-886-928-11 X1032BBBG-3C-F 2
CECH-40xx MPX-001 1-887-233-11 X1032BBBG-3C-F 2
  • Elpida XDR DRAM on production at June 4, 2013

    Elpida XDR DRAM on production at June 4, 2013

  • Elpida XDR DRAM out of production at June 4, 2013

    Elpida XDR DRAM out of production at June 4, 2013

Alternate table

Type Size Speed Voltage Packaging Manufact. Serial Number Amount Models
Rambus XDR 64MB 400MHz 1.8V+/-0.09V FBGA-104 Elpida X5116ACSE-3C-E 4x CECHAxx/COK-001 up to including CECHGxx/SEM-001
Rambus XDR 64MB 400MHz 1.8V+/-0.09V FBGA-104 Samsung K4Y50164UC-JCB3 4x ?Some initial models?
Rambus XDR 64MB 400MHz 1.8V+/-0.09V FBGA-100 Samsung K4Y50164UE-JCB3 4x CECHJxx/DIA-002 and CECHKxx/DIA-002
Rambus XDR 64MB 400MHz 1.8V+/-0.09V FBGA-104 Elpida X5116ADSE-3C-E 4x CECHHxx/DIA-001, CECHLxx/VER-001 up and including CECHQxx/VER-001 and PS3 Slim CECH-20xx/DYN-001
Rambus XDR 64MB 400MHz 1.8V+/-0.09V FBGA-104 Qimonda IDRD51-0-A1F1C-32C 4x reported on some CECHLxx/VER-001
Rambus XDR 128MB 400MHz 1.5V+/-0.075V FBGA-150 Elpida X1032BASE-3C-F 2x CECH-21xx/SUR-001 and newer

Other XDR Rambus references

Video Memory (VRAM)

Quad 64MB GDDR3 (256MB total) to RSX to CellBE diagram

RSX bare die
GPU in centre
4x GDDR3

The 256MB of GDDR3 memory is located inside the RSX chip using four 64MB FBGA chips.

Type Size Speed Voltage Packaging Manufacturer Serial Number Description
GDDR3 64MB (512Mbit) 700MHz 2.0V +/-0.1V FBGA-136 on-die Samsung K4J52324QC-SC14 256MB total (4 chips) for PS3 Graphics Memory
GDDR3 64MB (512Mbit) 700MHz 2.0V +/-0.1V FBGA-136 on-die Infineon/Qimonda HYB18H512322AF-14 256MB total (4 chips) for PS3 Graphics Memory
GDDR3 64MB (512Mbit) ? ? ? Samsung K4J52324KI-JC14 256MB total (4 chips) for PS3 Graphics Memory
GDDR3 64MB (512Mbit) ? ? ? Samsung K4J52324KJ-JC14 256MB total (4 chips) for PS3 Graphics Memory
GDDR3 128MB (1024Mbit) ? ? ? ? Hynix H5RS5223DFA 256MB total (2 chips ?) for PS3 Graphics Memory

PS2 Compatibility Memory

See: PS2 Compatibility

Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=RAM&oldid=58410"