MN8647091: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
Line 36: Line 36:
| 9 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
| 9 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
|-
| 10 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 10 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 11 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
| 11 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
|-
| 12 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 12 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 13 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
| 13 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
|-
| 14 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 14 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 15 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
| 15 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
|-
| 16 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 16 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 17 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
| 17 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
|-
| 18 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 18 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 19 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
| 19 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
|-
| 20 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 20 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 21 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
| 21 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
|-
| 22 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 22 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 23 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
| 23 || {{cellcolors|#333333|#ffffff}} GND ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
|-
| 24 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data)
| 24 || TMDS Data... ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
|-
| 25 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
| 25 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 ||  || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)

Revision as of 20:06, 2 January 2022

Panasonic MN8647091

Panasonic MN8647091

Pinout

HDMI Controller pinout 100 pins
Pin Name Type Description
1
2 GND
3 Connected to HDMI connector pin ? (CEC control ?)
4 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
5 GND
6
7 GND
8
9 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
10 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
11 GND Connected to HDMI connector pin ? (TMDS data shield)
12 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
13 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
14 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
15 GND Connected to HDMI connector pin ? (TMDS data shield)
16 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
17 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
18 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
19 GND Connected to HDMI connector pin ? (TMDS data shield)
20 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
21 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
22 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
23 GND Connected to HDMI connector pin ? (TMDS data shield)
24 TMDS Data... Connected to HDMI connector pin ? throught an EMI filter (TMDS data)
25 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
26 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
27 HDMI_I2C_SCL ? Connected to SW2-30x pin 1
28 GND
29 HDMI_I2C_SDA ? Connected to SW2-30x pin 128
30 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
31
32
33
34 GND
35
36
37
38 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
39
40
41
42 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
43
44
45
46 GND
47
48
49
50 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
51
52
53
54
55
56
57 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
58
59
60
61 GND
62
63
64
65 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
66
67
68
69 GND
70
71
72
73 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
74
75
76
77 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
78
79
80
81
82 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
83
84
85
86
87 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
88
89
90 GND
91
92 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
93 ? Connected to SW2-30x pin 124
94
95
96 Connected to HDMI connector pin ?
97 Connected to HDMI connector pin ?
98 Connected to HDMI connector pin ?
99 HDMI_VCC2 Connected to voltage regulator 348A pin 5 (secondary power rail controlled by SW2-30x pin 119)
100 HDMI_VCC1 Connected to voltage regulator 348A pin 4 (primary power rail controlled by SW2-30x pin 119)
  • Most of the other pins in between 31-91 are connected to RSX
This article is marked for rewrite/restructuring in proper wiki format.
You can help PS3 Developer wiki by editing it.
Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=MN8647091&oldid=64295"