CXD9963GB: Difference between revisions
Jump to navigation
Jump to search
m (typo) |
mNo edit summary |
||
| Line 1: | Line 1: | ||
== CXD9963GB == | == CXD9963GB == | ||
<div style="float:right">[[File:CXD9963GB-SB-GRID-bw-chipview.png|200px|thumb|left|CXD9963GB, padlayout<br />SB chip view facing BGA<br />A1 marker:northeast/topright]]<br />[[File:CXD9963GB-SB-GRID-bw-pcbview.png|200px|thumb|left|CXD9963GB, padlayout<br />PCB view facing BGA<br />A1 marker:northwest/topleft]]<br />[[File:CXD9963GB Bottom.jpg|200px|thumb|left|CXD9963GB Bottom]]<br />[[File:CXD9963GB.jpg|200px|thumb|left|CXD9963GB (SouthBridge)]]<br />[[File:CXD9963GB-PS3slim.jpg|200px|thumb|left|CXD9963GB (SouthBridge)]]<br />[[File:CXD9963GB-desoldered-form-JSD001.jpg|200px|thumb|left|CXD9963GB (Desoldered)]]</div> | <div style="float:right">[[File:CXD9963GB-SB-GRID-bw-chipview.png|200px|thumb|left|CXD9963GB, padlayout<br />SB chip view facing BGA<br />A1 marker:northeast/topright]]<br />[[File:CXD9963GB-SB-GRID-bw-pcbview.png|200px|thumb|left|CXD9963GB, padlayout<br />PCB view facing BGA<br />A1 marker:northwest/topleft]]<br />[[File:REX-001 South Bridge pad layout.jpg|200px|thumb|left|REX-001 South Bridge pad layout]]<br />[[File:CXD9963GB Bottom.jpg|200px|thumb|left|CXD9963GB Bottom]]<br />[[File:CXD9963GB.jpg|200px|thumb|left|CXD9963GB (SouthBridge)]]<br />[[File:CXD9963GB-PS3slim.jpg|200px|thumb|left|CXD9963GB (SouthBridge)]]<br />[[File:CXD9963GB-desoldered-form-JSD001.jpg|200px|thumb|left|CXD9963GB (Desoldered)]]</div> | ||
*Used on: | *Used on: | ||
Revision as of 08:23, 7 July 2021
CXD9963GB
- Used on:
- PS3 Slim CECH-20xxA/B with motherboard DYN-001
- PS3 Slim CECH-21xxA/B with motherboard SUR-001
- PS3 Slim CECH-25xxA/B with motherboard JTP-001 or JSD-001
- PS3 Slim CECH-30xxA/B with motherboard KTE-001
- PS3 Super Slim CECH-40xxB with motherboard MSX-001
- PS3 Super Slim CECH-43xxA/B with motherboard REX-001
As these Motherboard Revisions/SKU Models do not have an USB hub chip, the frontports are directly connected to this South Bridge
Pinout
| Pad# | Name | Port | Description |
|---|---|---|---|
| A4 | WIFI_DATA_1 | ? | Connected to wifi/BT module |
| B4 | WIFI_DATA_2 | ? | Connected to wifi/BT module |
| F1 | WIFI_CTRL | ? | Connected to wifi/BT module |
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
