CXD9963GB: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
(Pinout wikitable layout copyed from Template:CELL_pad_layout_45nm_v2)
(→‎Pinout: Recovered from page history)
Line 37: Line 37:
| data-sort-value="0A03" | A3 ||  ||  ||  ||  
| data-sort-value="0A03" | A3 ||  ||  ||  ||  
|-
|-
| data-sort-value="0A04" | A4 || || || ||  
| data-sort-value="0A04" | A4 || WIFI_DATA_1 ? || ? || ? || Connected to wifi/BT module. See: [[Media:KTE-001_wifitraces.jpg|wifi/BT 10x7 pinout]] or [[Media:REX-001_wifitraces.jpg|wifi/BT 9x7 pinout]]
|-
|-
| data-sort-value="0A05" | A5 ||  ||  ||  ||  
| data-sort-value="0A05" | A5 ||  ||  ||  ||  
Line 83: Line 83:
| data-sort-value="0B03" | B3 ||  ||  ||  ||  
| data-sort-value="0B03" | B3 ||  ||  ||  ||  
|-
|-
| data-sort-value="0B04" | B4 || || || ||  
| data-sort-value="0B04" | B4 || WIFI_DATA_2 ? || ? || ? || Connected to wifi/BT module. See: [[Media:KTE-001_wifitraces.jpg|wifi/BT 10x7 pinout]] or [[Media:REX-001_wifitraces.jpg|wifi/BT 9x7 pinout]]
|-
|-
| data-sort-value="0B05" | B5 ||  ||  ||  ||  
| data-sort-value="0B05" | B5 ||  ||  ||  ||  
Line 261: Line 261:
| data-sort-value="0E99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| data-sort-value="0E99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
|-
|-
| data-sort-value="0F01" | F1 || || || ||  
| data-sort-value="0F01" | F1 || WIFI_CTRL ? || ? || ? || Connected to wifi/BT module. See: [[Media:KTE-001_wifitraces.jpg|wifi/BT 10x7 pinout]] or [[Media:REX-001_wifitraces.jpg|wifi/BT 9x7 pinout]]
|-
|-
| data-sort-value="0F02" | F2 ||  ||  ||  ||  
| data-sort-value="0F02" | F2 ||  ||  ||  ||  
Line 801: Line 801:
| data-sort-value="0U17" | U17 ||  ||  ||  ||  
| data-sort-value="0U17" | U17 ||  ||  ||  ||  
|-
|-
| data-sort-value="0U18" | U18 || || || ||  
| data-sort-value="0U18" | U18 || SB_SPI_CLK<br>SYSCSSPICLK || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 82 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 61 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0U19" | U19 || || || ||  
| data-sort-value="0U19" | U19 || SB_SPI_CS<br>/SYSCSSPICS || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 83 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 35 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0U20" | U20 ||  ||  ||  ||  
| data-sort-value="0U20" | U20 ||  ||  ||  ||  
Line 849: Line 849:
| data-sort-value="0V18" | V18 ||  ||  ||  ||  
| data-sort-value="0V18" | V18 ||  ||  ||  ||  
|-
|-
| data-sort-value="0V19" | V19 || || || ||  
| data-sort-value="0V19" | V19 || SB_SPI_DO<br>SYSCSSPIDI || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 80 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 59 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0V20" | V20 ||  ||  ||  ||  
| data-sort-value="0V20" | V20 ||  ||  ||  ||  
Line 855: Line 855:
| data-sort-value="0V21" | V21 ||  ||  ||  ||  
| data-sort-value="0V21" | V21 ||  ||  ||  ||  
|-
|-
| data-sort-value="0V22" | V22 || || || ||  
| data-sort-value="0V22" | V22 || SYSCSSPIDO || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 81 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 60 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0V99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| data-sort-value="0V99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
Line 899: Line 899:
| data-sort-value="0W20" | W20 ||  ||  ||  ||  
| data-sort-value="0W20" | W20 ||  ||  ||  ||  
|-
|-
| data-sort-value="0W21" | W21 || || || ||  
| data-sort-value="0W21" | W21 || ? || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 46 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 55 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0W22" | W22 || || || ||  
| data-sort-value="0W22" | W22 || SB_INT<br>SYSCSINT || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 2 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 3 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| data-sort-value="0W99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| data-sort-value="0W99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
Line 983: Line 983:
| AA16 ||  ||  ||  ||  
| AA16 ||  ||  ||  ||  
|-
|-
| AA17 || || || ||  
| AA17 || ? || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 8 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 2 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| AA18 || || || ||  
| AA18 || ? || ? || ? || Connected to [[Syscon Hardware|Syscon]] pin 7 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 10 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| AA19 ||  ||  ||  ||  
| AA19 ||  ||  ||  ||  

Revision as of 13:29, 19 November 2022

CXD9963GB

CXD9963GB (SouthBridge)

As these motherboards do not have an USB hub chip, the two frontports are directly connected to this South Bridge

Gallery

  • CXD9963GB (SouthBridge)

    CXD9963GB (SouthBridge)

  • CXD9963GB (Desoldered)

    CXD9963GB (Desoldered)

  • REX-001 South Bridge pad layout

    REX-001 South Bridge pad layout

  • CXD9963GB Bottom

    CXD9963GB Bottom

  • CXD9963GB, padlayout SB chip view facing BGA A1 marker:northeast/topright

    CXD9963GB, padlayout
    SB chip view facing BGA
    A1 marker:northeast/topright

  • CXD9963GB, padlayout PCB view facing BGA A1 marker:northwest/topleft

    CXD9963GB, padlayout
    PCB view facing BGA
    A1 marker:northwest/topleft

Pinout

CXD9963GB Pinout
Pad Name Type Description
Internal External
A1
A2
A3
A4 WIFI_DATA_1 ? ? ? Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
B1
B2
B3
B4 WIFI_DATA_2 ? ? ? Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
D22
E1
E2
E3
E4
E5
E6
E7
E8
E9
E10
E11
E12
E13
E14
E15
E16
E17
E18
E19
E20
E21
E22
F1 WIFI_CTRL ? ? ? Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout
F2
F3
F4
F5
F6
F7
F8
F9
F10
F11
F12
F13
F14
F15
F16
F17
F18
F19
F20
F21
F22
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
G11
G12
G13
G14
G15
G16
G17
G18
G19
G20
G21
G22
H1
H2
H3
H4
H5
H6
H7
H8
H9
H10
H11
H12
H13
H14
H15
H16
H17
H18
H19
H20
H21
H22
J1
J2
J3
J4
J5
J6
J7
J8
J9
J10
J11
J12
J13
J14
J15
J16
J17
J18
J19
J20
J21
J22
K1
K2
K3
K4
K5
K6
K7
K8
K9
K10
K11
K12
K13
K14
K15
K16
K17
K18
K19
K20
K21
K22
L1
L2
L3
L4
L5
L6
L7
L8
L9
L10
L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
M1
M2
M3
M4
M5
M6
M7
M8
M9
M10
M11
M12
M13
M14
M15
M16
M17
M18
M19
M20
M21
M22
N1
N2
N3
N4
N5
N6
N7
N8
N9
N10
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
U1
U2
U3
U4
U5
U6
U7
U8
U9
U10
U11
U12
U13
U14
U15
U16
U17
U18 SB_SPI_CLK
SYSCSSPICLK		 ? ? Connected to Syscon pin 82 (LQFP 128 pins layout), or pin 61 (LQFP 100 pins layout)
U19 SB_SPI_CS
/SYSCSSPICS		 ? ? Connected to Syscon pin 83 (LQFP 128 pins layout), or pin 35 (LQFP 100 pins layout)
U20
U21
U22
V1
V2
V3
V4
V5
V6
V7
V8
V9
V10
V11
V12
V13
V14
V15
V16
V17
V18
V19 SB_SPI_DO
SYSCSSPIDI		 ? ? Connected to Syscon pin 80 (LQFP 128 pins layout), or pin 59 (LQFP 100 pins layout)
V20
V21
V22 SYSCSSPIDO ? ? Connected to Syscon pin 81 (LQFP 128 pins layout), or pin 60 (LQFP 100 pins layout)
W1
W2
W3
W4
W5
W6
W7
W8
W9
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
W21 ? ? ? Connected to Syscon pin 46 (LQFP 128 pins layout), or pin 55 (LQFP 100 pins layout)
W22 SB_INT
SYSCSINT		 ? ? Connected to Syscon pin 2 (LQFP 128 pins layout), or pin 3 (LQFP 100 pins layout)
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Y21
Y22
AA1
AA2
AA3
AA4
AA5
AA6
AA7
AA8
AA9
AA10
AA11
AA12
AA13
AA14
AA15
AA16
AA17 ? ? ? Connected to Syscon pin 8 (LQFP 128 pins layout), or pin 2 (LQFP 100 pins layout)
AA18 ? ? ? Connected to Syscon pin 7 (LQFP 128 pins layout), or pin 10 (LQFP 100 pins layout)
AA19
AA20
AA21
AA22
AB1
AB2
AB3
AB4
AB5
AB6
AB7
AB8
AB9
AB10
AB11
AB12
AB13
AB14
AB15
AB16
AB17
AB18
AB19
AB20
AB21
AB22
Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=CXD9963GB&oldid=68851"