CXD2973GB: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
|||
Line 9: | Line 9: | ||
* [ T8 TESTIN0 / R8 TESTIN1 / P8 TESTIN2 / N8 TESTIN3 / M8 TESTIN4 / L8 TESTIN5 / K8 TESTIN6 / J8 TESTIN7 ] | * [ T8 TESTIN0 / R8 TESTIN1 / P8 TESTIN2 / N8 TESTIN3 / M8 TESTIN4 / L8 TESTIN5 / K8 TESTIN6 / J8 TESTIN7 ] | ||
* plus there is pll-bypass and sb-reset to play with | * plus there is pll-bypass and sb-reset to play with | ||
* MECHA_INT (SBPIO6) Connected to BluRay Drive connector (CN3221) pin 46 | |||
<div style="float:right">[[File:CXD2973GB-GRID-preliminairy.png|200px|thumb|left|CXD2973GB (SouthBridge) - GRID - preliminairy) | <div style="float:right">[[File:CXD2973GB-GRID-preliminairy.png|200px|thumb|left|CXD2973GB (SouthBridge) - GRID - preliminairy) |
Revision as of 01:32, 18 October 2022
CXD2973GB
8-753-257-50 / IC3001
Seen on first generation PS3 FAT CECHAxx/COK-001 and CECHBxx/COK-001
No padouts have been listed (yet), please help to fill this in :)
Notable:
- [ AV3 SYSCSSPIDO / AU7 SYSCSSPIDI / AV5 SYSCSSPICS ]
- [ T8 TESTIN0 / R8 TESTIN1 / P8 TESTIN2 / N8 TESTIN3 / M8 TESTIN4 / L8 TESTIN5 / K8 TESTIN6 / J8 TESTIN7 ]
- plus there is pll-bypass and sb-reset to play with
- MECHA_INT (SBPIO6) Connected to BluRay Drive connector (CN3221) pin 46
A | ||
---|---|---|
Pad # | Name | Description |
A1 | ||
A2 | ||
A3 | ||
A4 | ||
A5 | ||
A6 | ||
A7 | ||
A8 | ||
A9 | ||
A10 | ||
A11 | ||
A12 | ||
A13 | ||
A14 | ||
A15 | ||
A16 | ||
A17 | ||
A18 | ||
A19 | ||
A20 | ||
A21 | ||
A22 | ||
A23 | ||
A24 | ||
A25 | ||
A26 | ||
A27 | ||
A28 | ||
A29 | ||
A30 | ||
A31 | ||
A32 | ||
A33 | ||
A34 | ||
A35 | ||
A36 | ||
A37 | ||
A38 | ||
A39 |
remark: the following Pad #letter's are not used: I, O, Q, S, X, Z, AI, AO, AQ, AS, AX, AZ
This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
|