X1032BASE-3C-F: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
== Elpida X1032BASE-3C-F == | == Elpida X1032BASE-3C-F == | ||
[[CECH-21xx]]/[[SUR-00x|SUR-001]], [[CECH-25xx]]/[[JSD-00x|JSD-001]], [[CECH-30xx]]/[[KTE-00x|KTE-001]] | [[CECH-21xx]]/[[SUR-00x|SUR-001]], <strike>[[CECH-25xx]]/[[JSD-00x|JSD-001]], [[CECH-30xx]]/[[KTE-00x|KTE-001]]</strike> (only used on CECH-21xx) | ||
Datasheet: E1332E50 (out of production) | Datasheet: E1332E50 (out of production) | ||
{{Elpida | {{Elpida memory product code}} | ||
{{Wikify}} | {{Wikify}} | ||
Latest revision as of 06:21, 14 April 2021
Elpida X1032BASE-3C-F[edit | edit source]
CECH-21xx/SUR-001, CECH-25xx/JSD-001, CECH-30xx/KTE-001 (only used on CECH-21xx)
Datasheet: E1332E50 (out of production)
| Product Family | Density | Organization | Power Supply, Interface | Die Rev. | Package | Speed | Internal Code (optional) |
Enviroment Code |
|---|---|---|---|---|---|---|---|---|
| X: XDR DRAM W: GDDR5 SDRAM |
51: 512M 10: 1Gb 11: ? |
16: x16bit 32: x32bit |
A: 1.8V, DRSL B: 1.5V +/- 0.075V, DRSL |
A: Rev1 B: Rev2 C: Rev3 D: Rev4 |
SE: FBGA BG: FBGA |
3C: 3.2Gbps (tRAC = 35ns, C Bin) 4D: 4.0Gbps (tRAC = 34ns, D Bin) 28: ? |
A2: ? | E: Lead Free F: Lead & Halogen Free |
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
