X5116ADSE-3C-E: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 6: | Line 6: | ||
Datasheet: [http://www.elpida.com/eolpdfs/E1033E40_EOL.pdf Elpida X5116ADSE-3C-E] | Datasheet: [http://www.elpida.com/eolpdfs/E1033E40_EOL.pdf Elpida X5116ADSE-3C-E] | ||
{{Elpida memory product code}} | |||
<gallery> | |||
File:Elpida X5116ADSE-3C-E (top view).jpg|Elpida X5116ADSE-3C-E (top view) | |||
</gallery> | |||
[[Category: | {{Wikify}} | ||
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | |||
Latest revision as of 07:20, 14 April 2021
Elpida X5116ADSE-3C-E[edit | edit source]
(CECHHxx/DIA-001, CECHLxx/VER-001, CECHMxx/VER-001, CECHPxx/VER-001, CECHQxx/VER-001, CECH-20xx/DYN-001)
Datasheet: Elpida X5116ADSE-3C-E
| Product Family | Density | Organization | Power Supply, Interface | Die Rev. | Package | Speed | Internal Code (optional) |
Enviroment Code |
|---|---|---|---|---|---|---|---|---|
| X: XDR DRAM W: GDDR5 SDRAM |
51: 512M 10: 1Gb 11: ? |
16: x16bit 32: x32bit |
A: 1.8V, DRSL B: 1.5V +/- 0.075V, DRSL |
A: Rev1 B: Rev2 C: Rev3 D: Rev4 |
SE: FBGA BG: FBGA |
3C: 3.2Gbps (tRAC = 35ns, C Bin) 4D: 4.0Gbps (tRAC = 34ns, D Bin) 28: ? |
A2: ? | E: Lead Free F: Lead & Halogen Free |
Elpida X5116ADSE-3C-E (top view)
.jpg)
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
