X1032BBBG-3C-F: Difference between revisions
Jump to navigation
Jump to search
| (3 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
== Elpida X1032BBBG-3C-F == | == Elpida X1032BBBG-3C-F == | ||
[[CECH-40xx]]/[[MSX-00x|MSX-001]] | [[CECH-40xx]]/[[MSX-00x|MSX-001]] | ||
[[MPX-00x|MPX-001]] | |||
[[NPX-00x|NPX-001]] | |||
[[PQX-00x|PQX-001]] | |||
Datasheet: http://www.elpida.com/pdfs/E1819E20.pdf | Datasheet: http://www.elpida.com/pdfs/E1819E20.pdf | ||
{{Elpida memory product code}} | |||
{{Wikify}} | |||
[[Category: | {{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | ||
Latest revision as of 07:58, 14 April 2021
Elpida X1032BBBG-3C-F[edit | edit source]
Datasheet: http://www.elpida.com/pdfs/E1819E20.pdf
| Product Family | Density | Organization | Power Supply, Interface | Die Rev. | Package | Speed | Internal Code (optional) |
Enviroment Code |
|---|---|---|---|---|---|---|---|---|
| X: XDR DRAM W: GDDR5 SDRAM |
51: 512M 10: 1Gb 11: ? |
16: x16bit 32: x32bit |
A: 1.8V, DRSL B: 1.5V +/- 0.075V, DRSL |
A: Rev1 B: Rev2 C: Rev3 D: Rev4 |
SE: FBGA BG: FBGA |
3C: 3.2Gbps (tRAC = 35ns, C Bin) 4D: 4.0Gbps (tRAC = 34ns, D Bin) 28: ? |
A2: ? | E: Lead Free F: Lead & Halogen Free |
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
