CXM4024R: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
No edit summary
No edit summary
 
(12 intermediate revisions by the same user not shown)
Line 20: Line 20:
| 1 || {{cellcolors|#333|#fff}} AVS ||  
| 1 || {{cellcolors|#333|#fff}} AVS ||  
|-
|-
| 2 || VREF2 ||  
| 2 || {{cellcolors|#f83|#fff}} VREF2 || Connected to +3.3V_ANA through 2.4K resitor
|-
|-
| 3 || {{cellcolors|#333|#fff}} TESTIN ||  
| 3 || {{cellcolors|#333|#fff}} TESTIN ||  
Line 50: Line 50:
| 16 || {{cellcolors|#f66|#fff}} AVCC1 / +5V_ANA ||  
| 16 || {{cellcolors|#f66|#fff}} AVCC1 / +5V_ANA ||  
|-
|-
| 17 || S2 ||  
| 17 || {{cellcolors|#ccc}} S2 || Not Connected
|-
|-
| 18 || DL3 ||  
| 18 || {{cellcolors|#ccc}} DL3 || Not Connected
|-
|-
| 19 || DL2 ||  
| 19 || {{cellcolors|#ccc}} DL2 || Not Connected
|-
|-
| 20 || DL1 ||  
| 20 || {{cellcolors|#ccc}} DL1 || Not Connected
|-
|-
| 21 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
| 21 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
Line 62: Line 62:
| 22 || {{cellcolors|#333|#fff}} VSS ||  
| 22 || {{cellcolors|#333|#fff}} VSS ||  
|-
|-
| 23 || VG1 ||  
| 23 || {{cellcolors|#f83|#fff}} VG1 || Connected to +3.3V_ANA through 0.1uf capacitor
|-
|-
| 24 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
| 24 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
Line 70: Line 70:
! colspan="3" style="padding:1px" data-sort-value="25.5"|
! colspan="3" style="padding:1px" data-sort-value="25.5"|
|-
|-
| 26 || VREF1 ||  
| 26 || {{cellcolors|#f83|#fff}} VREF1 || Connected to +3.3V_ANA through 2.4K resitor
|-
|-
| 27 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
| 27 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
Line 80: Line 80:
| 30 || {{cellcolors|#333|#fff}} EXTDAC1 ||  
| 30 || {{cellcolors|#333|#fff}} EXTDAC1 ||  
|-
|-
| 31 || RESET ||  
| 31 || {{cellcolors|#6666ff|#ffff00}} RESET || <strike>VO_RST1 ? / Connected to [[RSX]] pad AK38 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?</strike> or<br>Connected to [[Syscon Hardware|Syscon]] pad B5 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]])
|-
|-
| 32 || {{cellcolors|#f6f}} NTPAL || NT_PL01 ? / Connected to [[RSX]] pad AA37 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
| 32 || {{cellcolors|#f6f}} NTPAL || <strike>NT_PL00 ? / Connected to [[RSX]] pad AU33 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?</strike> or<br>NT_PL01 ? / Connected to [[RSX]] pad AA37 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 33 || {{cellcolors|#333|#fff}} VSS ||  
| 33 || {{cellcolors|#333|#fff}} VSS ||  
|-
|-
| 34 || FLD0 ||  
| 34 || {{cellcolors|#f6f}} FLD0 || <strike>FLDO0 ? / Connected to [[RSX]] pad AW22 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?</strike> or<br>FLDO1 ? / Connected to [[RSX]] pad AM40 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 35 || {{cellcolors|#6666ff|#ffff00}} SCL / DVE_I2C_SCL || Connected to [[Syscon Hardware|Syscon]] pad A10 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]])
| 35 || {{cellcolors|#6666ff|#ffff00}} SCL / DVE_I2C_SCL || Connected to [[Syscon Hardware|Syscon]] pad A10 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 121 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
|-
|-
| 36 || {{cellcolors|#6666ff|#ffff00}} SDA / DVE_I2C_SDA || Connected to [[Syscon Hardware|Syscon]] pad B10 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]])
| 36 || {{cellcolors|#6666ff|#ffff00}} SDA / DVE_I2C_SDA || Connected to [[Syscon Hardware|Syscon]] pad B10 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 122 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
|-
|-
| 37 || {{cellcolors|#ff6}} R11 / RSX_VO71 || Connected to [[RSX]] pad AA39 ([[Template:RSX pad layout 41x41|RSX layout 41x41]])
| 37 || {{cellcolors|#ff6}} R11 / RSX_VO71 || Connected to [[RSX]] pad AA39 ([[Template:RSX pad layout 41x41|RSX layout 41x41]])
Line 182: Line 182:
| 79 || {{cellcolors|#ff6}} B0 / RSX_VO36 || Connected to [[RSX]] pad AH35 ([[Template:RSX pad layout 41x41|RSX layout 41x41]])
| 79 || {{cellcolors|#ff6}} B0 / RSX_VO36 || Connected to [[RSX]] pad AH35 ([[Template:RSX pad layout 41x41|RSX layout 41x41]])
|-
|-
| 80 || CSYNC ||  
| 80 || {{cellcolors|#f6f}} CSYNC || CSYNC_01 ? / Connected to [[RSX]] pad AJ36 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 81 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
| 81 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
Line 188: Line 188:
| 82 || {{cellcolors|#333|#fff}} VSS ||  
| 82 || {{cellcolors|#333|#fff}} VSS ||  
|-
|-
| 83 || VSYNC ||  
| 83 || {{cellcolors|#f6f}} VSYNC || VSYNC_01 ? / Connected to [[RSX]] pad AK36 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 84 || HSYNC ||  
| 84 || {{cellcolors|#f6f}} HSYNC || HSYNC_01 ? / Connected to [[RSX]] pad AK40 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 85 || DEN ||  
| 85 || {{cellcolors|#f6f}} DEN || RSX_VO_DE1 ? / Connected to [[RSX]] pad AL40 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 86 || {{cellcolors|#333|#fff}} TMODE1 ||  
| 86 || {{cellcolors|#333|#fff}} TMODE1 ||  
Line 200: Line 200:
| 88 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
| 88 || {{cellcolors|#f33|#fff}} DVD / +1.5V_RSX_VDDIO ||  
|-
|-
| 89 || HSYNC0 ||  
| 89 || {{cellcolors|#ccc}} HSYNC0 || Not Connected
|-
|-
| 90 || VSYNCO ||  
| 90 || {{cellcolors|#ccc}} VSYNCO || Not Connected
|-
|-
| 91 || PLLOUT ||  
| 91 || {{cellcolors|#ccc}} PLLOUT || Not Connected
|-
|-
| 92 || {{cellcolors|#333|#fff}} SCAN_ENABLE ||  
| 92 || {{cellcolors|#333|#fff}} SCAN_ENABLE ||  
|-
|-
| 93 || CLOCK ||  
| 93 || {{cellcolors|#f6f}} CLOCK || RSX_CLKOUT1 ? / Connected to [[RSX]] pad AE36 ([[Template:RSX pad layout 41x41|RSX layout 41x41]]) ?
|-
|-
| 94 || {{cellcolors|#333|#fff}} VSS ||  
| 94 || {{cellcolors|#333|#fff}} VSS ||  
|-
|-
| 95 || VSSP ||  
| 95 || {{cellcolors|#333|#fff}} VSSP ||  
|-
|-
| 96 || {{cellcolors|#f33|#fff}} DVDP / +1.5V_RSX_VDDIO ||  
| 96 || {{cellcolors|#f33|#fff}} DVDP / +1.5V_RSX_VDDIO ||  
Line 220: Line 220:
| 98 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
| 98 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
|-
|-
| 99 || VG2 ||  
| 99 || {{cellcolors|#f83|#fff}} VG2 || Connected to +3.3V_ANA through 0.1uf capacitor
|-
|-
| 100 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  
| 100 || {{cellcolors|#f83|#fff}} AVD / +3.3V_ANA ||  

Latest revision as of 06:52, 19 October 2022

SCEI CXM4024R (MultiAV Driver)[edit | edit source]

Multi chip package, contains CXD3312 and CXA3683
8-753-248-24 / IC2406
100 tqfp
Seen on all the PS3 FAT, CECHAxx/COK-00x up to including CECHQxx/VER-00x

100pin-TQFP
Digital Video Encoder pinout 100 pins
Pin Name Description
1 AVS
2 VREF2 Connected to +3.3V_ANA through 2.4K resitor
3 TESTIN
4 TESTSEL
5 BO Connected to MultiAV connector pin 4 (Cb/Pb/Blue) through 750ohm resistor ?
6 AGND2
7 GO Connected to MultiAV connector pin 1 (Y/Green) through 750ohm resistor ?
8 GND_RGB
9 RO Connected to MultiAV connector pin 2 (Cr/Pr/Red) through 750ohm resistor ?
10 AVCC2 / +5V_ANA
11 CVBSO Connected to MultiAV connector pin 7 (CVIDEO/SYNC) through 750ohm resistor ?
12 GBD_YCCVBS
13 CO Connected to MultiAV connector pin 6 (C (Y/C)) through 750ohm resistor ?
14 AGND1
15 YO Connected to MultiAV connector pin 8 (Y (Y/C)) through 750ohm resistor ?
16 AVCC1 / +5V_ANA
17 S2 Not Connected
18 DL3 Not Connected
19 DL2 Not Connected
20 DL1 Not Connected
21 DVD / +1.5V_RSX_VDDIO
22 VSS
23 VG1 Connected to +3.3V_ANA through 0.1uf capacitor
24 AVD / +3.3V_ANA
25 AVS
26 VREF1 Connected to +3.3V_ANA through 2.4K resitor
27 AVD / +3.3V_ANA
28 AVS
29 VSS
30 EXTDAC1
31 RESET VO_RST1 ? / Connected to RSX pad AK38 (RSX layout 41x41) ? or
Connected to Syscon pad B5 (BGA 200 pads layout)
32 NTPAL NT_PL00 ? / Connected to RSX pad AU33 (RSX layout 41x41) ? or
NT_PL01 ? / Connected to RSX pad AA37 (RSX layout 41x41) ?
33 VSS
34 FLD0 FLDO0 ? / Connected to RSX pad AW22 (RSX layout 41x41) ? or
FLDO1 ? / Connected to RSX pad AM40 (RSX layout 41x41) ?
35 SCL / DVE_I2C_SCL Connected to Syscon pad A10 (BGA 200 pads layout), or pin 121 (LQFP 128 pins layout)
36 SDA / DVE_I2C_SDA Connected to Syscon pad B10 (BGA 200 pads layout), or pin 122 (LQFP 128 pins layout)
37 R11 / RSX_VO71 Connected to RSX pad AA39 (RSX layout 41x41)
38 R10 / RSX_VO70 Connected to RSX pad Y35 (RSX layout 41x41)
39 R9 / RSX_VO69 Connected to RSX pad AA36 (RSX layout 41x41)
40 R8 / RSX_VO68 Connected to RSX pad AB39 (RSX layout 41x41)
41 R7 / RSX_VO67 Connected to RSX pad AB36 (RSX layout 41x41)
42 DVD / +1.5V_RSX_VDDIO
43 VSS
44 R6 / RSX_VO66 Connected to RSX pad AB40 (RSX layout 41x41)
45 R5 / RSX_VO65 Connected to RSX pad AB38 (RSX layout 41x41)
46 R4 / RSX_VO64 Connected to RSX pad AB41 (RSX layout 41x41)
47 R3 / RSX_VO63 Connected to RSX pad AB35 (RSX layout 41x41)
48 R2 / RSX_VO62 Connected to RSX pad AC40 (RSX layout 41x41)
49 R1 / RSX_VO61 Connected to RSX pad AD39 (RSX layout 41x41)
50 R0 / RSX_VO60 Connected to RSX pad AD40 (RSX layout 41x41)
51 DVD / +1.5V_RSX_VDDIO
52 G11 / RSX_VO59 Connected to RSX pad AC38 (RSX layout 41x41)
53 G10 / RSX_VO58 Connected to RSX pad AD38 (RSX layout 41x41)
54 G9 / RSX_VO57 Connected to RSX pad AC37 (RSX layout 41x41)
55 G8 / RSX_VO56 Connected to RSX pad AC36 (RSX layout 41x41)
56 VSS
57 G7 / RSX_VO55 Connected to RSX pad AF39 (RSX layout 41x41)
58 G6 / RSX_VO54 Connected to RSX pad AE37 (RSX layout 41x41)
59 G5 / RSX_VO53 Connected to RSX pad AF39 (RSX layout 41x41)
60 DVD / +1.5V_RSX_VDDIO
61 G4 / RSX_VO52 Connected to RSX pad AD35 (RSX layout 41x41)
62 G3 / RSX_VO51 Connected to RSX pad AF40 (RSX layout 41x41)
63 G2 / RSX_VO50 Connected to RSX pad AF36 (RSX layout 41x41)
64 G1 / RSX_VO49 Connected to RSX pad AG40 (RSX layout 41x41)
65 G0 / RSX_VO48 Connected to RSX pad AF38 (RSX layout 41x41)
66 B11 / RSX_VO47 Connected to RSX pad AF35 (RSX layout 41x41)
67 B10 / RSX_VO46 Connected to RSX pad AH39 (RSX layout 41x41)
68 B9 / RSX_VO45 Connected to RSX pad AG38 (RSX layout 41x41)
69 B8 / RSX_VO44 Connected to RSX pad AH40 (RSX layout 41x41)
70 DVD / +1.5V_RSX_VDDIO
71 VSS
72 B7 / RSX_VO43 Connected to RSX pad AG37 (RSX layout 41x41)
73 B6 / RSX_VO42 Connected to RSX pad AH38 (RSX layout 41x41)
74 B5 / RSX_VO41 Connected to RSX pad AG36 (RSX layout 41x41)
75 B4 / RSX_VO40 Connected to RSX pad AJ39 (RSX layout 41x41)
76 B3 / RSX_VO39 Connected to RSX pad AK39 (RSX layout 41x41)
77 B2 / RSX_VO38 Connected to RSX pad AK41 (RSX layout 41x41)
78 B1 / RSX_VO37 Connected to RSX pad AJ37 (RSX layout 41x41)
79 B0 / RSX_VO36 Connected to RSX pad AH35 (RSX layout 41x41)
80 CSYNC CSYNC_01 ? / Connected to RSX pad AJ36 (RSX layout 41x41) ?
81 DVD / +1.5V_RSX_VDDIO
82 VSS
83 VSYNC VSYNC_01 ? / Connected to RSX pad AK36 (RSX layout 41x41) ?
84 HSYNC HSYNC_01 ? / Connected to RSX pad AK40 (RSX layout 41x41) ?
85 DEN RSX_VO_DE1 ? / Connected to RSX pad AL40 (RSX layout 41x41) ?
86 TMODE1
87 TMODE0
88 DVD / +1.5V_RSX_VDDIO
89 HSYNC0 Not Connected
90 VSYNCO Not Connected
91 PLLOUT Not Connected
92 SCAN_ENABLE
93 CLOCK RSX_CLKOUT1 ? / Connected to RSX pad AE36 (RSX layout 41x41) ?
94 VSS
95 VSSP
96 DVDP / +1.5V_RSX_VDDIO
97 AVS
98 AVD / +3.3V_ANA
99 VG2 Connected to +3.3V_ANA through 0.1uf capacitor
100 AVD / +3.3V_ANA
Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=CXM4024R&oldid=68577"