Southbridge: Difference between revisions
CelesteBlue (talk | contribs) No edit summary |
CelesteBlue (talk | contribs) No edit summary |
||
| Line 1: | Line 1: | ||
PS4 southbridge | PS4 southbridge contains two processors named EMC and EAP that are mainly used on boot, during rest mode and for servicing. | ||
See also [[ | = Southbridge processors = | ||
== EMC == | |||
EMC could stand for External Micro Controller. EMC was named MediaCon by some people when its name was still unknown. | |||
The role of EMC is to load EMC IPL and EAP kernel, to be an interface for icc for the main [[APU]] kernel and [[Syscon]] and to offer a debug interface via UART that does not rely on [[Syscon]] or main APU. EMC runs its own FreeBSD kernel. It is a Marvell Armada, an ARM-based SoC. Sony stuck a [[PCIe]] bridge on it. It exposes ARM peripherals to the x86 side. There is some extra stuff (e.g. HPET, ACPI stuff). | |||
EMC cpuid = 412FC231 (ARM Cortex-M3 r2p1) | |||
== EAP == | |||
EAP could stand for External Application Processor. | |||
The role of EAP is to handle media (online [[Wireless]]/[[GbLAN]], [[Bluray Drive]] and [[Harddrive]]) even in standby mode. EAP runs its own FreeBSD kernel in standby mode, activated to handle tasks such as downloading updates while the PS4 is in standby. | |||
= Components = | |||
The Southbridge is connected to the main [[APU]] by [http://en.wikipedia.org/wiki/PCI_Express#Pinout PCI_Express x4] and to [[Syscon]] by SPI. | |||
It handles several tasks to offload the main processor/[[APU]]: | |||
* Network connections ([[Wireless]] and [[GbLAN]], including background downloading -> [[PlayGo]] | |||
* File handling ([[Bluray Drive]], [[Harddrive]] and [[USB 3.0]]), including background caching | |||
* Main serial flash handling | |||
It is connected to its own Samsung 256MB DDR3 SDRAM ("sbram" for SouthBridge RAM) [[K4B2G1646E-BCK0]], the main serial flash [[MX25L25635FMI-10G]], SATA bridge [[MB86C311B]] and [[GbLAN]] controller [[88EC060-NN82]] etc. See also [[:File:PS4_-_SAA-001_diagram.png]]/ | |||
= Southbridge revisions = | = Southbridge revisions = | ||
There are three major hardware revisions, named Aeolia, Belize and Baikal. | |||
See also [[Aeolia]]. | |||
== Southbridge revisions per chassis == | == Southbridge revisions per chassis == | ||
| Line 9: | Line 38: | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
|- | |- | ||
! Model (chassis) !! Motherboards !! Southbridge | ! Model (chassis) !! Motherboards !! Southbridge Codename !! Southbridge Labeling | ||
|- | |- | ||
| D1000 || All CVN || Aeolia || CXD90025G | | D1000 || All CVN || Aeolia || CXD90025G | ||
Revision as of 23:33, 25 February 2021
PS4 southbridge contains two processors named EMC and EAP that are mainly used on boot, during rest mode and for servicing.
Southbridge processors
EMC
EMC could stand for External Micro Controller. EMC was named MediaCon by some people when its name was still unknown.
The role of EMC is to load EMC IPL and EAP kernel, to be an interface for icc for the main APU kernel and Syscon and to offer a debug interface via UART that does not rely on Syscon or main APU. EMC runs its own FreeBSD kernel. It is a Marvell Armada, an ARM-based SoC. Sony stuck a PCIe bridge on it. It exposes ARM peripherals to the x86 side. There is some extra stuff (e.g. HPET, ACPI stuff).
EMC cpuid = 412FC231 (ARM Cortex-M3 r2p1)
EAP
EAP could stand for External Application Processor.
The role of EAP is to handle media (online Wireless/GbLAN, Bluray Drive and Harddrive) even in standby mode. EAP runs its own FreeBSD kernel in standby mode, activated to handle tasks such as downloading updates while the PS4 is in standby.
Components
The Southbridge is connected to the main APU by PCI_Express x4 and to Syscon by SPI.
It handles several tasks to offload the main processor/APU:
- Network connections (Wireless and GbLAN, including background downloading -> PlayGo
- File handling (Bluray Drive, Harddrive and USB 3.0), including background caching
- Main serial flash handling
It is connected to its own Samsung 256MB DDR3 SDRAM ("sbram" for SouthBridge RAM) K4B2G1646E-BCK0, the main serial flash MX25L25635FMI-10G, SATA bridge MB86C311B and GbLAN controller 88EC060-NN82 etc. See also File:PS4_-_SAA-001_diagram.png/
Southbridge revisions
There are three major hardware revisions, named Aeolia, Belize and Baikal.
See also Aeolia.
Southbridge revisions per chassis
| Model (chassis) | Motherboards | Southbridge Codename | Southbridge Labeling |
|---|---|---|---|
| D1000 | All CVN | Aeolia | CXD90025G |
| 1000 | All SAA | Aeolia | CXD90025G |
| 1100 | All SAB | Aeolia | CXD90025G |
| 1200 | All SAC | Belize | CXD90036G |
| 2000 | All SAD | Belize | CXD90036G |
| D7000 | All HAC | Belize | CXD90036G |
| 2100 | Some SAE | Belize 2 | CXD90046GG |
| 7000 | All NVA | Belize 2 | CXD90046GG |
| 2200 | Some SAE, all SAF | Baikal | CXD90042GG |
| 7100 | All NVB | Baikal | CXD90042GG |
| 7200 | All NVG | Baikal | CXD90042GG |
Motherboards per southbridge revisions
| Southbridge Codename | Southbridge Labeling | Motherboards |
|---|---|---|
| Aeolia | CXD90025G |
CVN-K12 |
| Belize | CXD90036G |
HAC-001 |
| Belize 2 | CXD90046GG |
NVA-001 |
| Baikal | CXD90042GG |
NVB-004 |
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
