Template:Minimum Firmware Version: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
m (First 2 columns aligned to left... just for visual consistency) |
||
Line 5: | Line 5: | ||
! colspan="6" style="padding:0px;" | | ! colspan="6" style="padding:0px;" | | ||
|-style="background:lightgrey;" | |-style="background:lightgrey;" | ||
! style="text-align:left;" | [[DECR-1000]] || [[TMU-520]] | ! style="text-align:left;" | [[DECR-1000]] || style="text-align:left;" | [[TMU-520]] | ||
| 0x01 || 0x01 || 0.85 || "DEH compatible" | | 0x01 || 0x01 || 0.85 || "DEH compatible" | ||
|- | |- | ||
! style="text-align:left;" | [[CECHAxx]] || rowspan="2" | [[COK-00x#COK-001|COK-001]] | ! style="text-align:left;" | [[CECHAxx]] || rowspan="2" style="text-align:left;" | [[COK-00x#COK-001|COK-001]] | ||
| 0x01 || 0x02 (A) || rowspan="4" | 1.00 || rowspan="4" | | | 0x01 || 0x02 (A) || rowspan="4" | 1.00 || rowspan="4" | | ||
|- | |- | ||
Line 14: | Line 14: | ||
| 0x02 || 0x02 (A') | | 0x02 || 0x02 (A') | ||
|- | |- | ||
! style="text-align:left;" | [[CECHCxx]] || rowspan="2" | [[COK-00x#COK-002|COK-002]] | ! style="text-align:left;" | [[CECHCxx]] || rowspan="2" style="text-align:left;" | [[COK-00x#COK-002|COK-002]] | ||
| 0x03 || 0x03 (B) | | 0x03 || 0x03 (B) | ||
|- | |- | ||
Line 20: | Line 20: | ||
| 0x04 || 0x03 (B') | | 0x04 || 0x03 (B') | ||
|- | |- | ||
! style="text-align:left;" | [[CECHGxx]] || [[SEM-00x|SEM-001]] | ! style="text-align:left;" | [[CECHGxx]] || style="text-align:left;" | [[SEM-00x|SEM-001]] | ||
| 0x05 || 0x04 (C) || 1.90 || | | 0x05 || 0x04 (C) || 1.90 || | ||
|- | |- | ||
! style="text-align:left;" | [[CECHHxx]] || [[DIA-00x#DIA-001|DIA-001]] | ! style="text-align:left;" | [[CECHHxx]] || style="text-align:left;" | [[DIA-00x#DIA-001|DIA-001]] | ||
| 0x06 || 0x05 (D) || 1.97 || 1.95 on < 1.97 | | 0x06 || 0x05 (D) || 1.97 || 1.95 on < 1.97 | ||
|- | |- | ||
! style="text-align:left;" | [[CECHJxx]] || rowspan="2" | [[DIA-00x#DIA-002|DIA-002]] | ! style="text-align:left;" | [[CECHJxx]] || rowspan="2" style="text-align:left;" | [[DIA-00x#DIA-002|DIA-002]] | ||
| rowspan="2" | 0x07 || rowspan="2" | 0x06 (E) || rowspan="2" | 2.16 || rowspan="2" | | | rowspan="2" | 0x07 || rowspan="2" | 0x06 (E) || rowspan="2" | 2.16 || rowspan="2" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECHKxx]] | ! style="text-align:left;" | [[CECHKxx]] | ||
|- | |- | ||
! style="text-align:left;" | [[CECHLxx]] || rowspan="4" | [[VER-00x|VER-001]] | ! style="text-align:left;" | [[CECHLxx]] || rowspan="4" style="text-align:left;" | [[VER-00x|VER-001]] | ||
| rowspan="4" | 0x08 || rowspan="4" | 0x07 (F) || rowspan="4" | 2.45 || rowspan="4" | 2.40 on < 2.45 | | rowspan="4" | 0x08 || rowspan="4" | 0x07 (F) || rowspan="4" | 2.45 || rowspan="4" | 2.40 on < 2.45 | ||
|- | |- | ||
Line 40: | Line 40: | ||
! style="text-align:left;" | [[CECHQxx]] | ! style="text-align:left;" | [[CECHQxx]] | ||
|-style="background:lightgrey;" | |-style="background:lightgrey;" | ||
! style="text-align:left;" | [[DECR-1400]] || [[DEB-001]] | ! style="text-align:left;" | [[DECR-1400]] || style="text-align:left;" | [[DEB-001]] | ||
| 0x09 || 0x08 || 2.60 || "DEH XB compatible" | | 0x09 || 0x08 || 2.60 || "DEH XB compatible" | ||
|- | |- | ||
! colspan="6" style="padding:0px;" | | ! colspan="6" style="padding:0px;" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-20xx]]A/B || [[DYN-00x|DYN-001]] | ! style="text-align:left;" | [[CECH-20xx]]A/B || style="text-align:left;" | [[DYN-00x|DYN-001]] | ||
| 0x09 || 0x09 (G) || 2.70 || | | 0x09 || 0x09 (G) || 2.70 || | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-21xx]]A/B || [[SUR-00x|SUR-001]] | ! style="text-align:left;" | [[CECH-21xx]]A/B || style="text-align:left;" | [[SUR-00x|SUR-001]] | ||
| 0x0A || 0x0A (H) || 3.20 || | | 0x0A || 0x0A (H) || 3.20 || | ||
|- | |- | ||
! rowspan="2" style="text-align:left;" | [[CECH-25xx]]A/B || [[JTP-00x|JTP-001]] | ! rowspan="2" style="text-align:left;" | [[CECH-25xx]]A/B || style="text-align:left;" | [[JTP-00x|JTP-001]] | ||
| rowspan="2" | 0x0B || rowspan="2" | 0x0B (J) || rowspan="2" | 3.40 || rowspan="2" | | | rowspan="2" | 0x0B || rowspan="2" | 0x0B (J) || rowspan="2" | 3.40 || rowspan="2" | | ||
|- | |- | ||
! [[JSD-00x|JSD-001]] | ! style="text-align:left;" | [[JSD-00x|JSD-001]] | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-30xx]]A/B || [[KTE-00x|KTE-001]] | ! style="text-align:left;" | [[CECH-30xx]]A/B || style="text-align:left;" | [[KTE-00x|KTE-001]] | ||
| 0x0C || 0x0C (K) || 3.65 || | | 0x0C || 0x0C (K) || 3.65 || | ||
|- | |- | ||
! colspan="7" style="padding:0px;" | | ! colspan="7" style="padding:0px;" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-40xx]]B/C v1 || ? | ! style="text-align:left;" | [[CECH-40xx]]B/C v1 || style="text-align:left;" | ? | ||
| 0x0D || 0x0D || 4.15 || | | 0x0D || 0x0D || 4.15 || | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-40xx]]A v1 || ? | ! style="text-align:left;" | [[CECH-40xx]]A v1 || style="text-align:left;" | ? | ||
| 0x0E || 0x0E || rowspan="3" | 4.20 || rowspan="3" | | | 0x0E || 0x0E || rowspan="3" | 4.20 || rowspan="3" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-40xx]]B/C v2 || ? | ! style="text-align:left;" | [[CECH-40xx]]B/C v2 || style="text-align:left;" | ? | ||
| 0x0F || 0x0F | | 0x0F || 0x0F | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-40xx]]A v2 || ? | ! style="text-align:left;" | [[CECH-40xx]]A v2 || style="text-align:left;" | ? | ||
| 0x10 || 0x10 | | 0x10 || 0x10 | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-42xx]]B/C || ? | ! style="text-align:left;" | [[CECH-42xx]]B/C || style="text-align:left;" | ? | ||
| 0x11 || 0x11 || rowspan="2" | 4.40 || rowspan="2" | | | 0x11 || 0x11 || rowspan="2" | 4.40 || rowspan="2" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-42xx]]A || ? | ! style="text-align:left;" | [[CECH-42xx]]A || style="text-align:left;" | ? | ||
| 0x12 || 0x12 | | 0x12 || 0x12 | ||
|- | |- | ||
! rowspan="2" | ? || rowspan="2" | ? | ! rowspan="2" style="text-align:left;" | ? || rowspan="2" style="text-align:left;" | ? | ||
| 0x8F || 0x13 || rowspan="2" | 4.31 || rowspan="2" | uses arcade hdd keys | | 0x8F || 0x13 || rowspan="2" | 4.31 || rowspan="2" | uses arcade hdd keys | ||
|- | |- | ||
| 0x90 || 0x14 | | 0x90 || 0x14 | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-43xx]]B/C || ? | ! style="text-align:left;" | [[CECH-43xx]]B/C || style="text-align:left;" | ? | ||
| 0x13 || 0x15 || rowspan="2" | 4.50 || rowspan="2" | | | 0x13 || 0x15 || rowspan="2" | 4.50 || rowspan="2" | | ||
|- | |- | ||
! style="text-align:left;" | [[CECH-43xx]]A || ? | ! style="text-align:left;" | [[CECH-43xx]]A || style="text-align:left;" | ? | ||
| 0x14 || 0x16 | | 0x14 || 0x16 | ||
|- | |- | ||
! colspan="7" style="padding:0px;" | | ! colspan="7" style="padding:0px;" | | ||
|- | |- | ||
! - || - | ! style="text-align:left;" | - || style="text-align:left;" | - | ||
| anything else || 0x00 || current version || | | anything else || 0x00 || current version || | ||
|}<noinclude> | |}<noinclude> |
Revision as of 16:26, 30 September 2021
PS3 Model | Motherboard | Product Sub Code (IDPS 8th byte) |
Chassis ID/Type | Minimal firmware supported by LV1 | Notes | |
---|---|---|---|---|---|---|
DECR-1000 | TMU-520 | 0x01 | 0x01 | 0.85 | "DEH compatible" | |
CECHAxx | COK-001 | 0x01 | 0x02 (A) | 1.00 | ||
CECHBxx | 0x02 | 0x02 (A') | ||||
CECHCxx | COK-002 | 0x03 | 0x03 (B) | |||
CECHExx | 0x04 | 0x03 (B') | ||||
CECHGxx | SEM-001 | 0x05 | 0x04 (C) | 1.90 | ||
CECHHxx | DIA-001 | 0x06 | 0x05 (D) | 1.97 | 1.95 on < 1.97 | |
CECHJxx | DIA-002 | 0x07 | 0x06 (E) | 2.16 | ||
CECHKxx | ||||||
CECHLxx | VER-001 | 0x08 | 0x07 (F) | 2.45 | 2.40 on < 2.45 | |
CECHMxx | ||||||
CECHPxx | ||||||
CECHQxx | ||||||
DECR-1400 | DEB-001 | 0x09 | 0x08 | 2.60 | "DEH XB compatible" | |
CECH-20xxA/B | DYN-001 | 0x09 | 0x09 (G) | 2.70 | ||
CECH-21xxA/B | SUR-001 | 0x0A | 0x0A (H) | 3.20 | ||
CECH-25xxA/B | JTP-001 | 0x0B | 0x0B (J) | 3.40 | ||
JSD-001 | ||||||
CECH-30xxA/B | KTE-001 | 0x0C | 0x0C (K) | 3.65 | ||
CECH-40xxB/C v1 | ? | 0x0D | 0x0D | 4.15 | ||
CECH-40xxA v1 | ? | 0x0E | 0x0E | 4.20 | ||
CECH-40xxB/C v2 | ? | 0x0F | 0x0F | |||
CECH-40xxA v2 | ? | 0x10 | 0x10 | |||
CECH-42xxB/C | ? | 0x11 | 0x11 | 4.40 | ||
CECH-42xxA | ? | 0x12 | 0x12 | |||
? | ? | 0x8F | 0x13 | 4.31 | uses arcade hdd keys | |
0x90 | 0x14 | |||||
CECH-43xxB/C | ? | 0x13 | 0x15 | 4.50 | ||
CECH-43xxA | ? | 0x14 | 0x16 | |||
- | - | anything else | 0x00 | current version |
- This table was originated from TemplateTest#Generic Tables. Sadly there is not enough info in wiki yet to know accurately which motherboard belongs to every PS3 superslim model.
- The Product Sub Code value inside the superslim tables on SKU Models seems to be wrong and outdated !!! (but dont change it yet, let's take some time to review this before doing a change so important in wiki).