Timebases: Difference between revisions
Jump to navigation
Jump to search
CelesteBlue (talk | contribs) No edit summary |
CelesteBlue (talk | contribs) No edit summary |
||
Line 1: | Line 1: | ||
== IDT 6V41265NLG == | == IDT 6V41265NLG == | ||
This is a custom order clock synthesizer, possibly generating clock signals for a | This is a custom order clock synthesizer, possibly generating clock signals for a [[PCIe]] link between [[Southbridge]] and the [[APU]]. | ||
{| class="wikitable" | {| class="wikitable" | ||
Line 19: | Line 19: | ||
| NL || Package | | NL || Package | ||
|- | |- | ||
|G || Lead Free | | G || Lead Free | ||
|} | |} | ||
Latest revision as of 23:55, 24 February 2021
IDT 6V41265NLG[edit | edit source]
This is a custom order clock synthesizer, possibly generating clock signals for a PCIe link between Southbridge and the APU.
Part Number Component | Description |
---|---|
6 | Application: Custom Consumer Clock |
V | Voltage: 3.3v |
4 | Family Designator: Synthesizer |
1 | Signalling: HCSL (DIFF) |
265 | specific part number designators |
NL | Package |
G | Lead Free |
timing solutions overview (shows Part Number Legends at the end)
|