CXD90025G: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| Line 1: | Line 1: | ||
<div style="float:right">[[File: | <div style="float:right">[[File:CXD90025G - pic06.jpg|200px|thumb|left|CXD90025G as seen on [[SAA-001]]]]</div> | ||
== SCEI CXD90025G == | == SCEI CXD90025G == | ||
Custom ASIC from Marvell (it even has the [[88EC120-BNS2]] Marvell naming) | Custom ASIC from Marvell (it even has the [[88EC120-BNS2]] Marvell naming) | ||
[http://www.chipworks.com/en/technical-competitive-analysis/resources/blog/inside-the-sony-ps4/ Decapped by Chipworks], see | <gallery> | ||
File:CXD90025G - pic01.jpg|CXD90025G - pic01 | |||
File:CXD90025G - pic02.jpg|CXD90025G - pic02 | |||
File:CXD90025G - pic03.jpg|CXD90025G - pic03 | |||
File:CXD90025G - pic04.jpg|CXD90025G - pic04 | |||
File:CXD90025G - pic05.jpg|CXD90025G - pic05 | |||
</gallery> | |||
Source: [http://www.chipworks.com/en/technical-competitive-analysis/resources/blog/inside-the-sony-ps4/ Decapped by Chipworks], see their section on "Network Co-Processor" | |||
Note: It's likely that this chip is way more than simply a "Network Co-Processor" | Note: It's likely that this chip is way more than simply a "Network Co-Processor" | ||
Revision as of 00:51, 2 December 2013
CXD90025G as seen on SAA-001
SCEI CXD90025G
Custom ASIC from Marvell (it even has the 88EC120-BNS2 Marvell naming)
CXD90025G - pic01
CXD90025G - pic02
CXD90025G - pic03
CXD90025G - pic04
CXD90025G - pic05
Source: Decapped by Chipworks, see their section on "Network Co-Processor"
Note: It's likely that this chip is way more than simply a "Network Co-Processor"
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
