SAA-001: Difference between revisions

From PS4 Developer wiki
Jump to navigation Jump to search
No edit summary
No edit summary
Line 2: Line 2:


== SKU differentiation ==
== SKU differentiation ==
* [[CUH-10xx series]] contain [[SAA-001]] board.
* [[CUH-10xx series]] contain [[SAA-001]] board.
* Productcode: 1-889-352-11 or 1-889-352-21


productcode: [[1-889-352-11]] or [[1-889-352-21]]
=== Gallery ===


=== Gallery ===
<gallery>
<gallery>
File:SAA001-backside.jpg|[[SAA-001]] - backside
File:SAA001-backside.jpg|[[SAA-001]] - backside
Line 42: Line 43:
! Component !! Package
! Component !! Package
|-
|-
| APU<br>RAM || [[CXD90026G]]<br>[[K4G41325FC-HC03]]
| APU || [[CXD90026G]]
|-
| APU RAM || [[K4G41325FC-HC03]]
|-
| Southbridge || [[CXD90025G]]
|-
|-
| SouthBridge<br>RAM || [[CXD90025G]]<br>[[K4B2G1646E-BCK0]]
| Southbridge RAM || [[K4B2G1646E-BCK0]]
|-
|-
| Flash || [[MX25L25635FMI-10G]]
| Serial Flash || [[MX25L25635FMI-10G]]
|-
|-
| Syscon || [[A01-C0L]]
| Syscon || [[A01-C0L]]
Line 56: Line 61:
| LAN || [[88EC060-NN82]]
| LAN || [[88EC060-NN82]]
|-
|-
| Bluetooth / Wi-Fi || [[88W8797]]
| Wireless communication module || [[88W8797]]
|-
|-
| BD-ROM || [[R8J32841FP1]]
| BD-ROM || [[R8J32841FP1]]
|-
|-
| USB 3.0 Hub || [[GL3520]]
| USB 3.0 Hub || [[GL3520]]
|-
|}
|}


=== Notes on Components ===
=== Notes on components ===
 
<SoC> Some extra info:  
<SoC> Some extra info:  
* APU to MC link is indeed PCI-e Gen2 (5Gbit/s, 4 lanes)
* APU to MC link is indeed PCI-e Gen2 (5Gbit/s, 4 lanes)
Line 70: Line 75:
* DDR3 bootup speed is 400MHz (DDR3-800, that's very low because DDR chip is rated for DDR3-1600). Not sure if DDR3 would go higher on fully booted unit).
* DDR3 bootup speed is 400MHz (DDR3-800, that's very low because DDR chip is rated for DDR3-1600). Not sure if DDR3 would go higher on fully booted unit).
* unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane w/o problems (with lower bandwidth), but PS4 flashes blue forever if I cut PCI-e down to 1 lane.
* unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane w/o problems (with lower bandwidth), but PS4 flashes blue forever if I cut PCI-e down to 1 lane.


{{Components}}
{{Components}}
<noinclude>[[Category:Main]]</noinclude>
<noinclude>[[Category:Main]]</noinclude>

Revision as of 16:28, 3 March 2021

SKU differentiation

Gallery

Components

Component Package
APU CXD90026G
APU RAM K4G41325FC-HC03
Southbridge CXD90025G
Southbridge RAM K4B2G1646E-BCK0
Serial Flash MX25L25635FMI-10G
Syscon A01-C0L
SATA MB86C311B
HDMI MN86471A
LAN 88EC060-NN82
Wireless communication module 88W8797
BD-ROM R8J32841FP1
USB 3.0 Hub GL3520

Notes on components

<SoC> Some extra info:

  • APU to MC link is indeed PCI-e Gen2 (5Gbit/s, 4 lanes)
  • APU to BD-ROM is SATA I (1.5 Gbit/s)
  • DDR3 bootup speed is 400MHz (DDR3-800, that's very low because DDR chip is rated for DDR3-1600). Not sure if DDR3 would go higher on fully booted unit).
  • unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane w/o problems (with lower bandwidth), but PS4 flashes blue forever if I cut PCI-e down to 1 lane.