SAA-001: Difference between revisions

From PS4 Developer wiki
Jump to navigation Jump to search
No edit summary
(zeco can't even wiki)
Line 36: Line 36:
</gallery>
</gallery>


== Components ==
{| class="wikitable sortable"
|-
! Component !! Package
|-
| APU<br>RAM || [[CXD90026G]]<br>[[K4G41325FC-HC03]]
|-
| SouthBridge<br>RAM || [[CXD90025G]]<br>[[K4B2G1646E-BCK0]]
|-
| Flash || [[MX25L25635FMI-10G]]
|-
| Syscon || [[A01-C0L]]
|-
| SATA / USB 3.0 || [[MB86C311B]]
|-
| HDMI || [[MN86471A]]
|-
| Bluetooth / Wi-Fi || [[88W8797]]
|-
| BD-ROM || [[R8J32841FP1]]
|-
|}


=== Notes on Components ===
=== Notes on Components ===

Revision as of 22:39, 30 October 2020

SKU differentiation

productcode: 1-889-352-11 or 1-889-352-21

Gallery

Components

Component Package
APU
RAM
CXD90026G
K4G41325FC-HC03
SouthBridge
RAM
CXD90025G
K4B2G1646E-BCK0
Flash MX25L25635FMI-10G
Syscon A01-C0L
SATA / USB 3.0 MB86C311B
HDMI MN86471A
Bluetooth / Wi-Fi 88W8797
BD-ROM R8J32841FP1

Notes on Components

<SoC> Some extra info:

  • APU to MC link is indeed PCI-e Gen2 (5Gbit/s, 4 lanes)
  • APU to BD-ROM is SATA I (1.5 Gbit/s)
  • DDR3 bootup speed is 400MHz (DDR3-800, that's very low because DDR chip is rated for DDR3-1600). Not sure if DDR3 would go higher on fully booted unit).
  • unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane w/o problems (with lower bandwidth), but PS4 flashes blue forever if I cut PCI-e down to 1 lane.