KLMAG2GE4A-A001: Difference between revisions
Jump to navigation
Jump to search
Line 32: | Line 32: | ||
=== Testpoints eMMC === | === Testpoints eMMC === | ||
<div style="float:right">[[File:EMMC-BGA169.png|200px|thumb|left|eMMC-BGA169]]</div> | <div style="float:right">[[File:EMMC-BGA169.png|200px|thumb|left|eMMC-BGA169]]<br />[[File:EMMC - colormapping - front.jpg|200px|thumb|left|EMMC - colormapping - front]]<br />[[File:EMMC - colormapping - back.jpg|200px|thumb|left|EMMC - colormapping - back]]</div> | ||
<div style="height: | <div style="height:650px; overflow:auto"> | ||
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" | {| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" | ||
|- | |- | ||
! eMMC<br />Testpoint !! Pad # !! Name !! Type !! Description | ! Color !! eMMC<br />Testpoint !! Pad # !! Name !! Type !! Description | ||
|- | |- | ||
| - || A-G 1-14 || - || NP or NC || not present or not connected | | - || A-G 1-14 || - || NP or NC || not present or not connected | ||
|- | |- | ||
| B4 || H3 || DAT0 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B4 || H3 || DAT0 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B5 || H4 || DAT1 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B5 || H4 || DAT1 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B6 || H5 || DAT2 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B6 || H5 || DAT2 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B2 || J2 || DAT3 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B2 || J2 || DAT3 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B3 || J3 || DAT4 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B3 || J3 || DAT4 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B1 || J4 || DAT5 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B1 || J4 || DAT5 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B7 || J5 || DAT6 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B7 || J5 || DAT6 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| B8 || J6 || DAT7 || I/O || Data I/O : Bidirectional channel used for data transfer | | style="color:white; background-color:#B0B0FF;" | || B8 || J6 || DAT7 || I/O || Data I/O : Bidirectional channel used for data transfer | ||
|- | |- | ||
| | | style="color:white; background-color:#FFA4A4;" | || || K2 || VDDi || || Internal power node. Connect 0.1uF capacitor from VDDi to ground. | ||
|- | |- | ||
| | | style="color:white; background-color:#C0C0C0;" | || || K4 || VSSQ || Ground || Memory controller core and MMC IF ground connection | ||
|- | |- | ||
| | | style="color:white; background-color:#FF8000;" | || || K6 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | ||
|- | |- | ||
| | | style="color:white; background-color:#FF0000;" | || || M6 || VCC || Supply || Flash I/O and memory power supply | ||
|- | |- | ||
| || M7 || VSS || Ground || Flash I/O and memory ground connection | | style="color:white; background-color:#C0C0C0;" | || || M7 || VSS || Ground || Flash I/O and memory ground connection | ||
|- | |- | ||
| || N5 || VCC || Supply || Flash I/O and memory power supply | | style="color:white; background-color:#FF0000;" | || || N5 || VCC || Supply || Flash I/O and memory power supply | ||
|- | |- | ||
| || P5 || VSS || Ground || Flash I/O and memory ground connection | | style="color:white; background-color:#C0C0C0;" | || || P5 || VSS || Ground || Flash I/O and memory ground connection | ||
|- | |- | ||
| || R10 || VSS || Ground || Flash I/O and memory ground connection | | style="color:white; background-color:#C0C0C0;" | || || R10 || VSS || Ground || Flash I/O and memory ground connection | ||
|- | |- | ||
| || T10 || VCC || Supply || Flash I/O and memory power supply | | style="color:white; background-color:#FF0000;" | || || T10 || VCC || Supply || Flash I/O and memory power supply | ||
|- | |- | ||
| | | - || U5 || RESET || Hardware Reset | ||
|- | |- | ||
| || U8 || VSS || Ground || Flash I/O and memory ground connection | | style="color:white; background-color:#C0C0C0;" | || || U8 || VSS || Ground || Flash I/O and memory ground connection | ||
|- | |- | ||
| || U9 || VCC || Supply || Flash I/O and memory power supply | | style="color:white; background-color:#FF0000;" | || || U9 || VCC || Supply || Flash I/O and memory power supply | ||
|- | |- | ||
| || W4 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | | style="color:white; background-color:#FF8000;" | || || W4 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | ||
|- | |- | ||
| || W5 || CMD || I/O || Command: A bidirectional channel used for device initialisation and command transfers | | style="color:white; background-color:#FFFF00;" | || || W5 || CMD || I/O || Command: A bidirectional channel used for device initialisation and command transfers | ||
|- | |- | ||
| || W6 || CLK || Input || Clock: Each cycle directs a 1-bit transfer on the command and DAT lines | | style="color:white; background-color:#00FF00;" | || || W6 || CLK || Input || Clock: Each cycle directs a 1-bit transfer on the command and DAT lines | ||
|- | |- | ||
| || Y2 || VSSQ || Ground || Memory controller core and MMC IF ground connection | | style="color:white; background-color:#C0C0C0;" | || || Y2 || VSSQ || Ground || Memory controller core and MMC IF ground connection | ||
|- | |- | ||
| || Y4 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | | style="color:white; background-color:#FF8000;" | || || Y4 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | ||
|- | |- | ||
| || Y5 || VSSQ || Ground || Memory controller core and MMC IF ground connection | | style="color:white; background-color:#C0C0C0;" | || || Y5 || VSSQ || Ground || Memory controller core and MMC IF ground connection | ||
|- | |- | ||
| || AA3 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | | style="color:white; background-color:#FF8000;" | || || AA3 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | ||
|- | |- | ||
| || AA4 || VSSQ || Ground || Memory controller core and MMC IF ground connection | | style="color:white; background-color:#C0C0C0;" | || || AA4 || VSSQ || Ground || Memory controller core and MMC IF ground connection | ||
|- | |- | ||
| || AA5 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | | style="color:white; background-color:#FF8000;" | || || AA5 || VCCQ || Supply || Memory controller core and MMC IF I/O power supply | ||
|- | |- | ||
| || AA6 || VSSQ || Ground || Memory controller core and MMC IF ground connection | | style="color:white; background-color:#C0C0C0;" | || || AA6 || VSSQ || Ground || Memory controller core and MMC IF ground connection | ||
|- | |- | ||
| || AB-HG 1-14 || - || NP or NC || not present or not connected | | || AB-HG 1-14 || - || NP or NC || not present or not connected |
Revision as of 18:40, 15 February 2013
This article is a stub. You can help PS3 Developer wiki by expanding it. |
Samsung KLMAG2GE4A-A001
Used in 'Super Slim 12GB' CECH-4003A MPX-001 accompanied by Panasonic MN66840
Partnumber: KLMAG2GE4A-A00x Density: 16GB Controller: VHX Package: 169-ball BGA Package type: 2 chip (DDP) Package size: 12mm x 16mm MMC version: eMMC4.41 Class: Class400 Organisation: x8 Voltage : 1.7 - 1.95V / 2.7 - 3.6V
http://www.samsung.com/global/business/semiconductor/product/flash-emmc/overview
Handy PDFs:
- Embedded MMC (eMMC) Standard MMCA 4.4 (JESD84-A44)(March 2009)
- iNAND_e_MMC_4_41_IF_data_sheet_v1_0.pdf
- JESD84-A44.pdf
- Victor_Tsai.pdf
- WBNR_FTF10_NET_F0598_PDF.pdf
See also : http://www.vitadevwiki.com/index.php?title=Media
Testpoints eMMC
Color | eMMC Testpoint |
Pad # | Name | Type | Description |
---|---|---|---|---|---|
- | A-G 1-14 | - | NP or NC | not present or not connected | |
B4 | H3 | DAT0 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B5 | H4 | DAT1 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B6 | H5 | DAT2 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B2 | J2 | DAT3 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B3 | J3 | DAT4 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B1 | J4 | DAT5 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B7 | J5 | DAT6 | I/O | Data I/O : Bidirectional channel used for data transfer | |
B8 | J6 | DAT7 | I/O | Data I/O : Bidirectional channel used for data transfer | |
K2 | VDDi | Internal power node. Connect 0.1uF capacitor from VDDi to ground. | |||
K4 | VSSQ | Ground | Memory controller core and MMC IF ground connection | ||
K6 | VCCQ | Supply | Memory controller core and MMC IF I/O power supply | ||
M6 | VCC | Supply | Flash I/O and memory power supply | ||
M7 | VSS | Ground | Flash I/O and memory ground connection | ||
N5 | VCC | Supply | Flash I/O and memory power supply | ||
P5 | VSS | Ground | Flash I/O and memory ground connection | ||
R10 | VSS | Ground | Flash I/O and memory ground connection | ||
T10 | VCC | Supply | Flash I/O and memory power supply | ||
- | U5 | RESET | Hardware Reset | ||
U8 | VSS | Ground | Flash I/O and memory ground connection | ||
U9 | VCC | Supply | Flash I/O and memory power supply | ||
W4 | VCCQ | Supply | Memory controller core and MMC IF I/O power supply | ||
W5 | CMD | I/O | Command: A bidirectional channel used for device initialisation and command transfers | ||
W6 | CLK | Input | Clock: Each cycle directs a 1-bit transfer on the command and DAT lines | ||
Y2 | VSSQ | Ground | Memory controller core and MMC IF ground connection | ||
Y4 | VCCQ | Supply | Memory controller core and MMC IF I/O power supply | ||
Y5 | VSSQ | Ground | Memory controller core and MMC IF ground connection | ||
AA3 | VCCQ | Supply | Memory controller core and MMC IF I/O power supply | ||
AA4 | VSSQ | Ground | Memory controller core and MMC IF ground connection | ||
AA5 | VCCQ | Supply | Memory controller core and MMC IF I/O power supply | ||
AA6 | VSSQ | Ground | Memory controller core and MMC IF ground connection | ||
AB-HG 1-14 | - | NP or NC | not present or not connected |
remark: the following Pad #letter's are not used: I, O, Q, S, X, Z, AI, AO, AQ, AS, AX, AZ