Talk:Documented SPU Channels: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
(Added SPE channels table from "Programming the Cell Processor: For Games, Graphics, and Computation")
 
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
== SPE channels ==
== SPE channels ==
{| class="wikitable sortable"
{| class="wikitable sortable"
! Ch # !! Constant !! R/W !! blocking/<br>nonblocking !! Cap. !! Purpose
! Ch # !! Channel Name !! R/W !! blocking/<br>nonblocking !! Cap. !! Full name
|-
|-
| 0 || SPU_RdEventStat || R || B || 1 || Read SPU Event Status
| 0 || SPU_RdEventStat || R || B || 1 || SPU Read Event Status Channel
|-
|-
| 1 || SPU_WrEventMask || W || N || 1 || Write Event Mask
| 1 || SPU_WrEventMask || W || N || 1 || SPU Write Event Mask Channel
|-
|-
| 2 || SPU_WrEventAck || W || N || 1 || Write Event Acknowledge
| 2 || SPU_WrEventAck || W || N || 1 || SPU Write Event Acknowledgment Channel
|-
|-
| 3 || SPU_RdSigNotity1 || R || B || 1 || Read Signal Notification 1
| 3 || SPU_RdSigNotify1 || R || B || 1 || SPU Signal Notification 1 Channel
|-
|-
| 4 || SPU_RdSigNotity2 || R || B || 1 || Read Signal Notification 2
| 4 || SPU_RdSigNotify2 || R || B || 1 || SPU Signal Notification 2 Channel
|-
|-
| 5 || -- ||  ||  ||  ||
| 5 || -- ||  ||  ||  ||
Line 17: Line 17:
| 6 || -- ||  ||  ||  ||
| 6 || -- ||  ||  ||  ||
|-
|-
| 7 || SPU_WrDec || W || N || 1 || Write to SPU Decrementer
| 7 || SPU_WrDec || W || N || 1 || SPU Write Decrementer Channel
|-
|-
| 8 || SPU_RdDec || R || N || 1 || Read SPU Decrementer
| 8 || SPU_RdDec || R || N || 1 || SPU Read Decrementer Channel
|-
|-
| 9 || SPU_WrMSSyncReq || W || B || 1 || Write to MS Synchronization Register
| 9 || MFC_WrMSSyncReq || W || B || 1 || MFC Write Multisource Synchronization Request Channel
|-
|-
| 10 || -- ||  ||  ||  ||
| 10 || -- ||  ||  ||  ||
|-
|-
| 11 || SPU_RdEventMask || R || N || 1 || Read SPU Event Mask
| 11 || SPU_RdEventMask || R || N || 1 || SPU Read Event Mask Channel
|-
|-
| 12 || SPU_RdTagMask || R || N || 1 || Read SPU Tag Mask
| 12 || MFC_RdTagMask || R || N || 1 || MFC Read Tag-Group Query Mask Channel
|-
|-
| 13 || SPU_RdMachStat || R || N || 1 || Read SPU Machine Status
| 13 || SPU_RdMachStat || R || N || 1 || SPU Read Machine Status Channel
|-
|-
| 14 || SPU_WrSRR0 || W || N || 1 || Write to Save/Restore Register
| 14 || SPU_WrSRR0 || W || N || 1 || SPU Write State Save-and-Restore Channel
|-
|-
| 15 || SPU_RdSRR0 || R || N || 1 || Read from Save/Restore Register
| 15 || SPU_RdSRR0 || R || N || 1 || SPU Read State Save-and-Restore Channel
|-
|-
| 16 || MFC_LSA || W || N || 1 || MFC Local Storage Address
| 16 || MFC_LSA || W || N || 1 || MFC Local Storage Address Channel
|-
|-
| 17 || MFC_EAH || W || N || 1 || MFC Effective Address High
| 17 || MFC_EAH || W || N || 1 || MFC Effective Address High Channel
|-
|-
| 18 || MFC_EAL || W || N || 1 || MFC Effective Address Low
| 18 || MFC_EAL || W || N || 1 || MFC Effective Address Low or List Address Channel
|-
|-
| 19 || MFC_Size || W || N || 1 || MFC Transfer/List Size
| 19 || MFC_Size || W || N || 1 || MFC Transfer Size or List Size Channel
|-
|-
| 20 || MFC_TagID || W || N || 1 || MFC Command Tag ID
| 20 || MFC_TagID || W || N || 1 || MFC Command Tag Identification Channel
|-
|-
| 21 || MFC_Cmd || W || B || 16 || MFC Class ID
| 21 || MFC_Cmd<br>MFC_ClassID || W || B || 16 || MFC Command Opcode Channel<br>MFC Class ID Channel
|-
|-
| 22 || MFC_WrTagMask || W || N || 1 || Write to MFC Tag Group Mask
| 22 || MFC_WrTagMask || W || N || 1 || MFC Write Tag-Group Query Mask Channel
|-
|-
| 23 || MFC_WrTagUpdate || W || B || 1 || Write to MFC Tag Update Request
| 23 || MFC_WrTagUpdate || W || B || 1 || MFC Write Tag Status Update Request Channel
|-
|-
| 24 || MFC_RdTagStat || R || B || 1 || Read MFC Tag Group Status
| 24 || MFC_RdTagStat || R || B || 1 || MFC Read Tag-Group Status Channel
|-
|-
| 25 || MFC_RdListStallStat || R || B || 1 || Read Stall-and-Notify Tag
| 25 || MFC_RdListStallStat || R || B || 1 || MFC Read List Stall-and-Notify Tag Status Channel
|-
|-
| 26 || MFC_WrListStallAck || W || N || 1 || Write to Stall-and-Notify Tag Ack
| 26 || MFC_WrListStallAck || W || N || 1 || MFC Write List Stall-and-Notify Tag Acknowledgment Channel
|-
|-
| 27 || MFC_RdAtomicStat || R || B || 1 || Read Atomic Command Status
| 27 || MFC_RdAtomicStat || R || B || 1 || MFC Read Atomic Command Status Channel
|-
|-
| 28 || SPU_WrOutMbox || W || B || 1 || Write to SPU Outbound Mailbox
| 28 || SPU_WrOutMbox || W || B || 1 || SPU Write Outbound Mailbox Channel
|-
|-
| 29 || SPU_RdInMbox || R || B || 4 || Read from SPU Inbound Mailbox
| 29 || SPU_RdInMbox || R || B || 4 || SPU Read Inbound Mailbox Channel
|-
|-
| 30 || SPU_WrOutIntrMbox || W || B || 1 || Write to SPU Outbound Interrupt
| 30 || SPU_WrOutIntrMbox || W || B || 1 || SPU Write Outbound Interrupt Mailbox Channel
|-
|-
| 31 || -- ||  ||  ||  ||
| 31-63 || -- ||  ||  ||  ||
|-
|-
|}
|}

Latest revision as of 17:51, 2 October 2017

SPE channels[edit source]

Ch # Channel Name R/W blocking/
nonblocking		 Cap. Full name
0 SPU_RdEventStat R B 1 SPU Read Event Status Channel
1 SPU_WrEventMask W N 1 SPU Write Event Mask Channel
2 SPU_WrEventAck W N 1 SPU Write Event Acknowledgment Channel
3 SPU_RdSigNotify1 R B 1 SPU Signal Notification 1 Channel
4 SPU_RdSigNotify2 R B 1 SPU Signal Notification 2 Channel
5 --
6 --
7 SPU_WrDec W N 1 SPU Write Decrementer Channel
8 SPU_RdDec R N 1 SPU Read Decrementer Channel
9 MFC_WrMSSyncReq W B 1 MFC Write Multisource Synchronization Request Channel
10 --
11 SPU_RdEventMask R N 1 SPU Read Event Mask Channel
12 MFC_RdTagMask R N 1 MFC Read Tag-Group Query Mask Channel
13 SPU_RdMachStat R N 1 SPU Read Machine Status Channel
14 SPU_WrSRR0 W N 1 SPU Write State Save-and-Restore Channel
15 SPU_RdSRR0 R N 1 SPU Read State Save-and-Restore Channel
16 MFC_LSA W N 1 MFC Local Storage Address Channel
17 MFC_EAH W N 1 MFC Effective Address High Channel
18 MFC_EAL W N 1 MFC Effective Address Low or List Address Channel
19 MFC_Size W N 1 MFC Transfer Size or List Size Channel
20 MFC_TagID W N 1 MFC Command Tag Identification Channel
21 MFC_Cmd
MFC_ClassID		 W B 16 MFC Command Opcode Channel
MFC Class ID Channel
22 MFC_WrTagMask W N 1 MFC Write Tag-Group Query Mask Channel
23 MFC_WrTagUpdate W B 1 MFC Write Tag Status Update Request Channel
24 MFC_RdTagStat R B 1 MFC Read Tag-Group Status Channel
25 MFC_RdListStallStat R B 1 MFC Read List Stall-and-Notify Tag Status Channel
26 MFC_WrListStallAck W N 1 MFC Write List Stall-and-Notify Tag Acknowledgment Channel
27 MFC_RdAtomicStat R B 1 MFC Read Atomic Command Status Channel
28 SPU_WrOutMbox W B 1 SPU Write Outbound Mailbox Channel
29 SPU_RdInMbox R B 4 SPU Read Inbound Mailbox Channel
30 SPU_WrOutIntrMbox W B 1 SPU Write Outbound Interrupt Mailbox Channel
31-63 --
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=Talk:Documented_SPU_Channels&oldid=46578"