Template:CELL pad layout 90nm: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
No edit summary
No edit summary
Line 315: Line 315:
| D33 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| D33 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| D34 || style="color:white; background-color:#333333;" | TX0_GNDA || style="color:white; background-color:#333333;" | Ground
| D34 || style="color:white; background-color:#333333;" | TX0_GNDA || Ground
|-
|-
| D35 || TX0_TXN5 || > BE_TX0_TXN5
| D35 || TX0_TXN5 || > BE_TX0_TXN5
Line 353: Line 353:
| E10 || {{cellcolors|#333|#fff}} GND || Ground
| E10 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| E11 || VDDE || style="color:white; background-color:#333333;" | Ground
| E11 || VDDE || Ground
|-
|-
| E12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| E12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 433: Line 433:
| F10 || Y0_DQ0N_2 || > Y0_XDR1_DQN8
| F10 || Y0_DQ0N_2 || > Y0_XDR1_DQN8
|-
|-
| F11 || YC_SCAN_CLK4 || style="color:white; background-color:#333333;" | Ground
| F11 || YC_SCAN_CLK4 || Ground
|-
|-
| F12 || {{cellcolors|#333|#fff}} GND || Ground
| F12 || {{cellcolors|#333|#fff}} GND || Ground
Line 517: Line 517:
| G10 || Y0_DQ0_2 || > Y0_XDR1_DQ8
| G10 || Y0_DQ0_2 || > Y0_XDR1_DQ8
|-
|-
| G11 || YC_SCAN_CLK3 || style="color:white; background-color:#333333;" | Ground
| G11 || YC_SCAN_CLK3 || Ground
|-
|-
| G12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| G12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 563: Line 563:
| G33 || {{cellcolors|#333|#fff}} GND || Ground
| G33 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| G34 || style="color:white; background-color:#333333;" | RX0_GNDA || style="color:white; background-color:#333333;" | Ground
| G34 || style="color:white; background-color:#333333;" | RX0_GNDA || Ground
|-
|-
| G35 || RX0_RXP3 || < BE_RX0_RXP3
| G35 || RX0_RXP3 || < BE_RX0_RXP3
Line 593: Line 593:
| H8 || style="color:white; background-color:#CC3333;" | Y0_DQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| H8 || style="color:white; background-color:#CC3333;" | Y0_DQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| H9 || style="color:white; background-color:#333333;" | Y0_DQ0_GNDA || style="color:white; background-color:#333333;" | Ground
| H9 || style="color:white; background-color:#333333;" | Y0_DQ0_GNDA || Ground
|-
|-
| H10 || {{cellcolors|#333|#fff}} GND || Ground
| H10 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| H11 || YC_SCAN_CLK2 || style="color:white; background-color:#333333;" | Ground
| H11 || YC_SCAN_CLK2 || Ground
|-
|-
| H12 || {{cellcolors|#333|#fff}} GND || Ground
| H12 || {{cellcolors|#333|#fff}} GND || Ground
Line 677: Line 677:
| J8 || style="color:white; background-color:#CC3333;" | Y0_DQ1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| J8 || style="color:white; background-color:#CC3333;" | Y0_DQ1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| J9 || NC_OPEN25 || style="color:white; background-color:#333333;" | Ground
| J9 || NC_OPEN25 || Ground
|-
|-
| J10 || YC_SCAN_CLK0 || style="color:white; background-color:#333333;" | Ground
| J10 || YC_SCAN_CLK0 || Ground
|-
|-
| J11 || YC_SCAN_CLK1 || style="color:white; background-color:#333333;" | Ground
| J11 || YC_SCAN_CLK1 || Ground
|-
|-
| J12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| J12 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 725: Line 725:
| J32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| J32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| J33 || NC_OPEN50 || style="color:white; background-color:#333333;" | Ground
| J33 || NC_OPEN50 || Ground
|-
|-
| J34 || RC_VOLGND0 || < BE_RC_VOLGND0
| J34 || RC_VOLGND0 || < BE_RC_VOLGND0
Line 755: Line 755:
| K7 || Y0_DQC_VOLGND || < BE_Y0_DQC_VOLGND
| K7 || Y0_DQC_VOLGND || < BE_Y0_DQC_VOLGND
|-
|-
| K8 || style="color:white; background-color:#333333;" | Y0_DQ1_GNDA || style="color:white; background-color:#333333;" | Ground
| K8 || style="color:white; background-color:#333333;" | Y0_DQ1_GNDA || Ground
|-
|-
| K9 || NC_OPEN24 || style="color:white; background-color:#333333;" | Ground
| K9 || NC_OPEN24 || Ground
|-
|-
| K10 || {{cellcolors|#333|#fff}} GND || Ground
| K10 || {{cellcolors|#333|#fff}} GND || Ground
Line 805: Line 805:
| K32 || {{cellcolors|#333|#fff}} GND || Ground
| K32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| K33 || NC_OPEN49 || style="color:white; background-color:#333333;" | Ground
| K33 || NC_OPEN49 || Ground
|-
|-
| K34 || {{cellcolors|#333|#fff}} GND || Ground
| K34 || {{cellcolors|#333|#fff}} GND || Ground
Line 841: Line 841:
| L8 || style="color:white; background-color:#CC3333;" | Y0_RQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| L8 || style="color:white; background-color:#CC3333;" | Y0_RQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| L9 || NC_OPEN23 || style="color:white; background-color:#333333;" | Ground
| L9 || NC_OPEN23 || Ground
|-
|-
| L10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| L10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 889: Line 889:
| L32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| L32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| L33 || NC_OPEN48 || style="color:white; background-color:#333333;" | Ground
| L33 || NC_OPEN48 || Ground
|-
|-
| L34 || style="color:white; background-color:#333333;" | TX1_GNDA || style="color:white; background-color:#333333;" | Ground
| L34 || style="color:white; background-color:#333333;" | TX1_GNDA || Ground
|-
|-
| L35 || TX1_TXN3 || > BE_TX1_TXN3
| L35 || TX1_TXN3 || > BE_TX1_TXN3
Line 919: Line 919:
| M7 || {{cellcolors|#333|#fff}} GND || Ground
| M7 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| M8 || style="color:white; background-color:#333333;" | Y0_RQ_GNDA || style="color:white; background-color:#333333;" | Ground
| M8 || style="color:white; background-color:#333333;" | Y0_RQ_GNDA || Ground
|-
|-
| M9 || NC_OPEN22 || style="color:white; background-color:#333333;" | Ground
| M9 || NC_OPEN22 || Ground
|-
|-
| M10 || {{cellcolors|#333|#fff}} GND || Ground
| M10 || {{cellcolors|#333|#fff}} GND || Ground
Line 933: Line 933:
| M32 || {{cellcolors|#333|#fff}} GND || Ground
| M32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| M33 || NC_OPEN47 || style="color:white; background-color:#333333;" | Ground
| M33 || NC_OPEN47 || Ground
|-
|-
| M34 || style="color:white; background-color:#CC3333;" | TX1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| M34 || style="color:white; background-color:#CC3333;" | TX1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 965: Line 965:
| N8 || {{cellcolors|#333|#fff}} GND || Ground
| N8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| N9 || NC_OPEN21 || style="color:white; background-color:#333333;" | Ground
| N9 || NC_OPEN21 || Ground
|-
|-
| N10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| N10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 977: Line 977:
| N32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| N32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| N33 || NC_OPEN46 || style="color:white; background-color:#333333;" | Ground
| N33 || NC_OPEN46 || Ground
|-
|-
| N34 || style="color:white; background-color:#CC3333;" | RX1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| N34 || style="color:white; background-color:#CC3333;" | RX1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 1,009: Line 1,009:
| P8 || style="color:white; background-color:#993333;" | YC_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
| P8 || style="color:white; background-color:#993333;" | YC_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
|-
|-
| P9 || NC_OPEN20 || style="color:white; background-color:#333333;" | Ground
| P9 || NC_OPEN20 || Ground
|-
|-
| P10 || {{cellcolors|#333|#fff}} GND || Ground
| P10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,021: Line 1,021:
| P32 || {{cellcolors|#333|#fff}} GND || Ground
| P32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| P33 || NC_OPEN45 || style="color:white; background-color:#333333;" | Ground
| P33 || NC_OPEN45 || Ground
|-
|-
| P34 || style="color:white; background-color:#333333;" | RX1_GNDA || style="color:white; background-color:#333333;" | Ground
| P34 || style="color:white; background-color:#333333;" | RX1_GNDA || Ground
|-
|-
| P35 || RX1_RXP5 || < BE_RX1_RXP5
| P35 || RX1_RXP5 || < BE_RX1_RXP5
Line 1,053: Line 1,053:
| R8 || {{cellcolors|#333|#fff}} GND || Ground
| R8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| R9 || NC_OPEN19 || style="color:white; background-color:#333333;" | Ground
| R9 || NC_OPEN19 || Ground
|-
|-
| R10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| R10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,065: Line 1,065:
| R32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| R32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| R33 || NC_OPEN44 || style="color:white; background-color:#333333;" | Ground
| R33 || NC_OPEN44 || Ground
|-
|-
| R34 || {{cellcolors|#333|#fff}} GND || Ground
| R34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,095: Line 1,095:
| T7 || Y0_DQ3N_2 || > Y0_XDR0_DQN9
| T7 || Y0_DQ3N_2 || > Y0_XDR0_DQN9
|-
|-
| T8 || style="color:white; background-color:#333333;" | Y0_DQ2_GNDA || style="color:white; background-color:#333333;" | Ground
| T8 || style="color:white; background-color:#333333;" | Y0_DQ2_GNDA || Ground
|-
|-
| T9 || NC_OPEN18 || style="color:white; background-color:#333333;" | Ground
| T9 || NC_OPEN18 || Ground
|-
|-
| T10 || {{cellcolors|#333|#fff}} GND || Ground
| T10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,109: Line 1,109:
| T32 || {{cellcolors|#333|#fff}} GND || Ground
| T32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| T33 || NC_OPEN43 || style="color:white; background-color:#333333;" | Ground
| T33 || NC_OPEN43 || Ground
|-
|-
| T34 || {{cellcolors|#943|#fff}} RC_VDDIO || +1.2V VDD
| T34 || {{cellcolors|#943|#fff}} RC_VDDIO || +1.2V VDD
Line 1,141: Line 1,141:
| U8 || style="color:white; background-color:#CC3333;" | YC_DQ2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| U8 || style="color:white; background-color:#CC3333;" | YC_DQ2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| U9 || NC_OPEN17 || style="color:white; background-color:#333333;" | Ground
| U9 || NC_OPEN17 || Ground
|-
|-
| U10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| U10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,153: Line 1,153:
| U32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| U32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| U33 || NC_OPEN42 || style="color:white; background-color:#333333;" | Ground
| U33 || NC_OPEN42 || Ground
|-
|-
| U34 || {{cellcolors|#333|#fff}} GND || Ground
| U34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,185: Line 1,185:
| V8 || style="color:white; background-color:#CC3333;" | YC_DQQ_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| V8 || style="color:white; background-color:#CC3333;" | YC_DQQ_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| V9 || NC_OPEN16 || style="color:white; background-color:#333333;" | Ground
| V9 || NC_OPEN16 || Ground
|-
|-
| V10 || {{cellcolors|#333|#fff}} GND || Ground
| V10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,197: Line 1,197:
| V32 || {{cellcolors|#333|#fff}} GND || Ground
| V32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| V33 || NC_OPEN41 || style="color:white; background-color:#333333;" | Ground
| V33 || NC_OPEN41 || Ground
|-
|-
| V34 || style="color:white; background-color:#333333;" | TX2_GNDA || style="color:white; background-color:#333333;" | Ground
| V34 || style="color:white; background-color:#333333;" | TX2_GNDA || Ground
|-
|-
| V35 || TX2_TXN1 || > BE_TX2_TXN1
| V35 || TX2_TXN1 || > BE_TX2_TXN1
Line 1,227: Line 1,227:
| W7 || Y0_DQ3N_3 || > Y0_XDR1_DQN5
| W7 || Y0_DQ3N_3 || > Y0_XDR1_DQN5
|-
|-
| W8 || style="color:white; background-color:#333333;" | Y0_DQ3_GNDA || style="color:white; background-color:#333333;" | Ground
| W8 || style="color:white; background-color:#333333;" | Y0_DQ3_GNDA || Ground
|-
|-
| W9 || NC_OPEN15 || style="color:white; background-color:#333333;" | Ground
| W9 || NC_OPEN15 || Ground
|-
|-
| W10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| W10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,241: Line 1,241:
| W32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| W32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| W33 || NC_OPEN40 || style="color:white; background-color:#333333;" | Ground
| W33 || NC_OPEN40 || Ground
|-
|-
| W34 || style="color:white; background-color:#CC3333;" | TX2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| W34 || style="color:white; background-color:#CC3333;" | TX2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 1,273: Line 1,273:
| Y8 || {{cellcolors|#333|#fff}} GND || Ground
| Y8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| Y9 || NC_OPEN14 || style="color:white; background-color:#333333;" | Ground
| Y9 || NC_OPEN14 || Ground
|-
|-
| Y10 || {{cellcolors|#333|#fff}} GND || Ground
| Y10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,285: Line 1,285:
| Y32 || {{cellcolors|#333|#fff}} GND || Ground
| Y32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| Y33 || NC_OPEN39 || style="color:white; background-color:#333333;" | Ground
| Y33 || NC_OPEN39 || Ground
|-
|-
| Y34 || style="color:white; background-color:#CC3333;" | RX2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| Y34 || style="color:white; background-color:#CC3333;" | RX2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 1,321: Line 1,321:
| AA8 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
| AA8 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
|-
|-
| AA9 || NC_OPEN13 || style="color:white; background-color:#333333;" | Ground
| AA9 || NC_OPEN13 || Ground
|-
|-
| AA10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AA10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,333: Line 1,333:
| AA32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AA32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AA33 || NC_OPEN38 || style="color:white; background-color:#333333;" | Ground
| AA33 || NC_OPEN38 || Ground
|-
|-
| AA34 || style="color:white; background-color:#333333;" | RX2_GNDA || style="color:white; background-color:#333333;" | Ground
| AA34 || style="color:white; background-color:#333333;" | RX2_GNDA || Ground
|-
|-
| AA35 || RX2_RXP7 || < BE_RX2_RXP7
| AA35 || RX2_RXP7 || < BE_RX2_RXP7
Line 1,365: Line 1,365:
| AB8 || {{cellcolors|#333|#fff}} GND || Ground
| AB8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AB9 || NC_OPEN12 || style="color:white; background-color:#333333;" | Ground
| AB9 || NC_OPEN12 || Ground
|-
|-
| AB10 || {{cellcolors|#333|#fff}} GND || Ground
| AB10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,377: Line 1,377:
| AB32 || {{cellcolors|#333|#fff}} GND || Ground
| AB32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AB33 || NC_OPEN37 || style="color:white; background-color:#333333;" | Ground
| AB33 || NC_OPEN37 || Ground
|-
|-
| AB34 || {{cellcolors|#333|#fff}} GND || Ground
| AB34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,407: Line 1,407:
| AC7 || Y1_DQ0N_7 || > Y1_XDR1_DQN4
| AC7 || Y1_DQ0N_7 || > Y1_XDR1_DQN4
|-
|-
| AC8 || style="color:white; background-color:#333333;" | YC_DQ0_GNDA || style="color:white; background-color:#333333;" | Ground
| AC8 || style="color:white; background-color:#333333;" | YC_DQ0_GNDA || Ground
|-
|-
| AC9 || NC_OPEN11 || style="color:white; background-color:#333333;" | Ground
| AC9 || NC_OPEN11 || Ground
|-
|-
| AC10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AC10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,421: Line 1,421:
| AC32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AC32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AC33 || NC_OPEN36 || style="color:white; background-color:#333333;" | Ground
| AC33 || NC_OPEN36 || Ground
|-
|-
| AC34 || {{cellcolors|#943|#fff}} RC_VDDIO || +1.2V VDD
| AC34 || {{cellcolors|#943|#fff}} RC_VDDIO || +1.2V VDD
Line 1,453: Line 1,453:
| AD8 || style="color:white; background-color:#CC3333;" | Y1_DQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AD8 || style="color:white; background-color:#CC3333;" | Y1_DQ0_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AD9 || NC_OPEN10 || style="color:white; background-color:#333333;" | Ground
| AD9 || NC_OPEN10 || Ground
|-
|-
| AD10 || {{cellcolors|#333|#fff}} GND || Ground
| AD10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,465: Line 1,465:
| AD32 || {{cellcolors|#333|#fff}} GND || Ground
| AD32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AD33 || NC_OPEN35 || style="color:white; background-color:#333333;" | Ground
| AD33 || NC_OPEN35 || Ground
|-
|-
| AD34 || {{cellcolors|#333|#fff}} GND || Ground
| AD34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,497: Line 1,497:
| AE8 || style="color:white; background-color:#CC3333;" | Y1_DQ1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AE8 || style="color:white; background-color:#CC3333;" | Y1_DQ1_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AE9 || NC_OPEN09 || style="color:white; background-color:#333333;" | Ground
| AE9 || NC_OPEN09 || Ground
|-
|-
| AE10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AE10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,509: Line 1,509:
| AE32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AE32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AE33 || NC_OPEN34 || style="color:white; background-color:#333333;" | Ground
| AE33 || NC_OPEN34 || Ground
|-
|-
| AE34 || style="color:white; background-color:#333333;" | TX3_GNDA || style="color:white; background-color:#333333;" | Ground
| AE34 || style="color:white; background-color:#333333;" | TX3_GNDA || Ground
|-
|-
| AE35 || {{cellcolors|#333|#fff}} GND || Ground
| AE35 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,539: Line 1,539:
| AF7 || Y1_DQ0N_0 || > Y1_XDR0_DQN8
| AF7 || Y1_DQ0N_0 || > Y1_XDR0_DQN8
|-
|-
| AF8 || style="color:white; background-color:#333333;" | Y1_DQ1_GNDA || style="color:white; background-color:#333333;" | Ground
| AF8 || style="color:white; background-color:#333333;" | Y1_DQ1_GNDA || Ground
|-
|-
| AF9 || NC_OPEN08 || style="color:white; background-color:#333333;" | Ground
| AF9 || NC_OPEN08 || Ground
|-
|-
| AF10 || {{cellcolors|#333|#fff}} GND || Ground
| AF10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,553: Line 1,553:
| AF32 || {{cellcolors|#333|#fff}} GND || Ground
| AF32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AF33 || NC_OPEN33 || style="color:white; background-color:#333333;" | Ground
| AF33 || NC_OPEN33 || Ground
|-
|-
| AF34 || style="color:white; background-color:#CC3333;" | TX3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AF34 || style="color:white; background-color:#CC3333;" | TX3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 1,585: Line 1,585:
| AG8 || {{cellcolors|#333|#fff}} GND || Ground
| AG8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AG9 || NC_OPEN07 || style="color:white; background-color:#333333;" | Ground
| AG9 || NC_OPEN07 || Ground
|-
|-
| AG10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AG10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,597: Line 1,597:
| AG32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AG32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AG33 || NC_OPEN32 || style="color:white; background-color:#333333;" | Ground
| AG33 || NC_OPEN32 || Ground
|-
|-
| AG34 || style="color:white; background-color:#CC3333;" | TX4_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AG34 || style="color:white; background-color:#CC3333;" | TX4_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 1,629: Line 1,629:
| AH8 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
| AH8 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
|-
|-
| AH9 || NC_OPEN06 || style="color:white; background-color:#333333;" | Ground
| AH9 || NC_OPEN06 || Ground
|-
|-
| AH10 || {{cellcolors|#333|#fff}} GND || Ground
| AH10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,641: Line 1,641:
| AH32 || {{cellcolors|#333|#fff}} GND || Ground
| AH32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AH33 || NC_OPEN31 || style="color:white; background-color:#333333;" | Ground
| AH33 || NC_OPEN31 || Ground
|-
|-
| AH34 || style="color:white; background-color:#333333;" | TX4_GNDA || style="color:white; background-color:#333333;" | Ground
| AH34 || style="color:white; background-color:#333333;" | TX4_GNDA || Ground
|-
|-
| AH35 || TX3_TXN5 || > BE_TX3_TXN5
| AH35 || TX3_TXN5 || > BE_TX3_TXN5
Line 1,673: Line 1,673:
| AJ8 || {{cellcolors|#333|#fff}} GND || Ground
| AJ8 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AJ9 || NC_OPEN05 || style="color:white; background-color:#333333;" | Ground
| AJ9 || NC_OPEN05 || Ground
|-
|-
| AJ10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AJ10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,685: Line 1,685:
| AJ32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AJ32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AJ33 || NC_OPEN30 || style="color:white; background-color:#333333;" | Ground
| AJ33 || NC_OPEN30 || Ground
|-
|-
| AJ34 || {{cellcolors|#333|#fff}} GND || Ground
| AJ34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,715: Line 1,715:
| AK7 || {{cellcolors|#333|#fff}} GND || Ground
| AK7 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AK8 || style="color:white; background-color:#333333;" | Y1_RQ_GNDA || style="color:white; background-color:#333333;" | Ground
| AK8 || style="color:white; background-color:#333333;" | Y1_RQ_GNDA || Ground
|-
|-
| AK9 || NC_OPEN04 || style="color:white; background-color:#333333;" | Ground
| AK9 || NC_OPEN04 || Ground
|-
|-
| AK10 || {{cellcolors|#333|#fff}} GND || Ground
| AK10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,729: Line 1,729:
| AK32 || {{cellcolors|#333|#fff}} GND || Ground
| AK32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AK33 || NC_OPEN29 || style="color:white; background-color:#333333;" | Ground
| AK33 || NC_OPEN29 || Ground
|-
|-
| AK34 || style="color:white; background-color:#993333;" | RC_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
| AK34 || style="color:white; background-color:#993333;" | RC_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
Line 1,765: Line 1,765:
| AL8 || style="color:white; background-color:#CC3333;" | Y1_RQ_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AL8 || style="color:white; background-color:#CC3333;" | Y1_RQ_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AL9 || NC_OPEN03 || style="color:white; background-color:#333333;" | Ground
| AL9 || NC_OPEN03 || Ground
|-
|-
| AL10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AL10 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,779: Line 1,779:
| AL15 || {{cellcolors|#333|#fff}} GND || Ground
| AL15 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AL16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AL16 || PLL_NC || Ground
|-
|-
| AL17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AL17 || PLL_NC || Ground
|-
|-
| AL18 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AL18 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
Line 1,813: Line 1,813:
| AL32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AL32 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AL33 || NC_OPEN03 || style="color:white; background-color:#333333;" | Ground
| AL33 || NC_OPEN03 || Ground
|-
|-
| AL34 || {{cellcolors|#333|#fff}} GND || Ground
| AL34 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,843: Line 1,843:
| AM7 || Y1_DQC_VOLGND || < BE_Y1_DQC_VOLGND
| AM7 || Y1_DQC_VOLGND || < BE_Y1_DQC_VOLGND
|-
|-
| AM8 || style="color:white; background-color:#333333;" | Y1_DQ2_GNDA || style="color:white; background-color:#333333;" | Ground
| AM8 || style="color:white; background-color:#333333;" | Y1_DQ2_GNDA || Ground
|-
|-
| AM9 || NC_OPEN02 || style="color:white; background-color:#333333;" | Ground
| AM9 || NC_OPEN02 || Ground
|-
|-
| AM10 || {{cellcolors|#333|#fff}} GND || Ground
| AM10 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,859: Line 1,859:
| AM15 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
| AM15 || {{cellcolors|#633|#fff}} VDD || +1.0V VDD
|-
|-
| AM16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AM16 || PLL_NC || Ground
|-
|-
| AM17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AM17 || PLL_NC || Ground
|-
|-
| AM18 || {{cellcolors|#333|#fff}} GND || Ground
| AM18 || {{cellcolors|#333|#fff}} GND || Ground
Line 1,893: Line 1,893:
| AM32 || {{cellcolors|#333|#fff}} GND || Ground
| AM32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AM33 || NC_OPEN27 || style="color:white; background-color:#333333;" | Ground
| AM33 || NC_OPEN27 || Ground
|-
|-
| AM34 || style="color:white; background-color:#333333;" | TX5_GNDA || style="color:white; background-color:#333333;" | Ground
| AM34 || style="color:white; background-color:#333333;" | TX5_GNDA || Ground
|-
|-
| AM35 || TX4_TXN7 || .
| AM35 || TX4_TXN7 || .
Line 1,929: Line 1,929:
| AN8 || style="color:white; background-color:#CC3333;" | Y1_DQ2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AN8 || style="color:white; background-color:#CC3333;" | Y1_DQ2_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AN9 || NC_OPEN01 || style="color:white; background-color:#333333;" | Ground
| AN9 || NC_OPEN01 || Ground
|-
|-
| AN10 || NC_OPEN51 || style="color:white; background-color:#333333;" | Ground
| AN10 || NC_OPEN51 || Ground
|-
|-
| AN11 || NC_OPEN52 || style="color:white; background-color:#333333;" | Ground
| AN11 || NC_OPEN52 || Ground
|-
|-
| AN12 || NC_OPEN53 || style="color:white; background-color:#333333;" | Ground
| AN12 || NC_OPEN53 || Ground
|-
|-
| AN13 || NC_OPEN54 || style="color:white; background-color:#333333;" | Ground
| AN13 || NC_OPEN54 || Ground
|-
|-
| AN14 || NC_OPEN55 || style="color:white; background-color:#333333;" | Ground
| AN14 || NC_OPEN55 || Ground
|-
|-
| AN15 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AN15 || PLL_NC || Ground
|-
|-
| AN16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AN16 || PLL_NC || Ground
|-
|-
| AN17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AN17 || PLL_NC || Ground
|-
|-
| AN18 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AN18 || PLL_NC || Ground
|-
|-
| AN19 || NC_OPEN56 || style="color:white; background-color:#333333;" | Ground
| AN19 || NC_OPEN56 || Ground
|-
|-
| AN20 || NC_OPEN57 || style="color:white; background-color:#333333;" | Ground
| AN20 || NC_OPEN57 || Ground
|-
|-
| AN21 || NC_OPEN58 || style="color:white; background-color:#333333;" | Ground
| AN21 || NC_OPEN58 || Ground
|-
|-
| AN22 || NC_OPEN59 || style="color:white; background-color:#333333;" | Ground
| AN22 || NC_OPEN59 || Ground
|-
|-
| AN23 || NC_OPEN60 || style="color:white; background-color:#333333;" | Ground
| AN23 || NC_OPEN60 || Ground
|-
|-
| AN24 || NC_OPEN61 || style="color:white; background-color:#333333;" | Ground
| AN24 || NC_OPEN61 || Ground
|-
|-
| AN25 || NC_OPEN62 || style="color:white; background-color:#333333;" | Ground
| AN25 || NC_OPEN62 || Ground
|-
|-
| AN26 || NC_OPEN63 || style="color:white; background-color:#333333;" | Ground
| AN26 || NC_OPEN63 || Ground
|-
|-
| AN27 || NC_OPEN64 || style="color:white; background-color:#333333;" | Ground
| AN27 || NC_OPEN64 || Ground
|-
|-
| AN28 || NC_OPEN65 || style="color:white; background-color:#333333;" | Ground
| AN28 || NC_OPEN65 || Ground
|-
|-
| AN29 || NC_OPEN66 || style="color:white; background-color:#333333;" | Ground
| AN29 || NC_OPEN66 || Ground
|-
|-
| AN30 || NC_OPEN67 || style="color:white; background-color:#333333;" | Ground
| AN30 || NC_OPEN67 || Ground
|-
|-
| AN31 || NC_OPEN68 || style="color:white; background-color:#333333;" | Ground
| AN31 || NC_OPEN68 || Ground
|-
|-
| AN32 || NC_OPEN69 || style="color:white; background-color:#333333;" | Ground
| AN32 || NC_OPEN69 || Ground
|-
|-
| AN33 || NC_OPEN26 || style="color:white; background-color:#333333;" | Ground
| AN33 || NC_OPEN26 || Ground
|-
|-
| AN34 || style="color:white; background-color:#CC3333;" | TX5_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AN34 || style="color:white; background-color:#CC3333;" | TX5_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 2,009: Line 2,009:
| AP8 || style="color:white; background-color:#CC3333;" | Y1_DQ3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AP8 || style="color:white; background-color:#CC3333;" | Y1_DQ3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AP9 || style="color:white; background-color:#333333;" | Y1_DQ3_GNDA || style="color:white; background-color:#333333;" | Ground
| AP9 || style="color:white; background-color:#333333;" | Y1_DQ3_GNDA || Ground
|-
|-
| AP10 || {{cellcolors|#333|#fff}} GND || Ground
| AP10 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AP11 || YC_SCAN_EN || style="color:white; background-color:#333333;" | Ground
| AP11 || YC_SCAN_EN || Ground
|-
|-
| AP12 || YC_TREF || style="color:white; background-color:#333333;" | Ground
| AP12 || YC_TREF || Ground
|-
|-
| AP13 || /SPI_EN_B || < /BE_SPI_CS
| AP13 || /SPI_EN_B || < /BE_SPI_CS
|-
|-
| AP14 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AP14 || PLL_NC || Ground
|-
|-
| AP15 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AP15 || PLL_NC || Ground
|-
|-
| AP16 || PLL_VDDA || < BE_PLL_VDDA
| AP16 || PLL_VDDA || < BE_PLL_VDDA
|-
|-
| AP17 || style="color:white; background-color:#333333;" | PLL_GNDA || style="color:white; background-color:#333333;" | Ground
| AP17 || style="color:white; background-color:#333333;" | PLL_GNDA || Ground
|-
|-
| AP18 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AP18 || PLL_NC || Ground
|-
|-
| AP19 || SYS_CONFIG2 || < BE_SYS_CONF2
| AP19 || SYS_CONFIG2 || < BE_SYS_CONF2
Line 2,047: Line 2,047:
| AP27 || {{cellcolors|#333|#fff}} GND || Ground
| AP27 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AP28 || style="color:white; background-color:#333333;" | RX4_GNDA || style="color:white; background-color:#333333;" | Ground
| AP28 || style="color:white; background-color:#333333;" | RX4_GNDA || Ground
|-
|-
| AP29 || style="color:white; background-color:#CC3333;" | RX4_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AP29 || style="color:white; background-color:#CC3333;" | RX4_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 2,053: Line 2,053:
| AP30 || style="color:white; background-color:#CC3333;" | TX6_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AP30 || style="color:white; background-color:#CC3333;" | TX6_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
|-
|-
| AP31 || style="color:white; background-color:#333333;" | TX6_GNDA || style="color:white; background-color:#333333;" | Ground
| AP31 || style="color:white; background-color:#333333;" | TX6_GNDA || Ground
|-
|-
| AP32 || {{cellcolors|#333|#fff}} GND || Ground
| AP32 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AP33 || style="color:white; background-color:#333333;" | RX3_GNDA || style="color:white; background-color:#333333;" | Ground
| AP33 || style="color:white; background-color:#333333;" | RX3_GNDA || Ground
|-
|-
| AP34 || style="color:white; background-color:#CC3333;" | RX3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
| AP34 || style="color:white; background-color:#CC3333;" | RX3_VDDA || style="color:white; background-color:#CC3333;" | +1.5V VDD
Line 2,097: Line 2,097:
| AR10 || Y1_DQ3_7 || > BE_Y1_XDR1_DQ9
| AR10 || Y1_DQ3_7 || > BE_Y1_XDR1_DQ9
|-
|-
| AR11 || YC_XCLK_EN || style="color:white; background-color:#333333;" | Ground
| AR11 || YC_XCLK_EN || Ground
|-
|-
| AR12 || YC_SCAN_OUT || .
| AR12 || YC_SCAN_OUT || .
Line 2,103: Line 2,103:
| AR13 || SPI_SO || > R1013 47 > BE_SPI_DI
| AR13 || SPI_SO || > R1013 47 > BE_SPI_DI
|-
|-
| AR14 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AR14 || PLL_NC || Ground
|-
|-
| AR15 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AR15 || PLL_NC || Ground
|-
|-
| AR16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AR16 || PLL_NC || Ground
|-
|-
| AR17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AR17 || PLL_NC || Ground
|-
|-
| AR18 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AR18 || PLL_NC || Ground
|-
|-
| AR19 || SYS_CONFIG1 || < BE_SYS_CONF1
| AR19 || SYS_CONFIG1 || < BE_SYS_CONF1
Line 2,125: Line 2,125:
| AR24 || TRIGGER_OUT || > BE_TRG_OUT
| AR24 || TRIGGER_OUT || > BE_TRG_OUT
|-
|-
| AR25 || RC_TEST_MODE-ST || style="color:white; background-color:#333333;" | Ground
| AR25 || RC_TEST_MODE-ST || Ground
|-
|-
| AR26 || RX4_RXP1 || < BE_RX4_RXP1
| AR26 || RX4_RXP1 || < BE_RX4_RXP1
Line 2,183: Line 2,183:
| AT13 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
| AT13 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
|-
|-
| AT14 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AT14 || PLL_NC || Ground
|-
|-
| AT15 || THERMAL_SENSE_POWER || < +1.5V_BE_THERMAL_VDDA
| AT15 || THERMAL_SENSE_POWER || < +1.5V_BE_THERMAL_VDDA
Line 2,191: Line 2,191:
| AT17 || STI_THERMAL1 || > STI_THERMAL1
| AT17 || STI_THERMAL1 || > STI_THERMAL1
|-
|-
| AT18 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AT18 || PLL_NC || Ground
|-
|-
| AT19 || {{cellcolors|#333|#fff}} GND || Ground
| AT19 || {{cellcolors|#333|#fff}} GND || Ground
Line 2,267: Line 2,267:
| AU13 || {{cellcolors|#333|#fff}} GND || Ground
| AU13 || {{cellcolors|#333|#fff}} GND || Ground
|-
|-
| AU14 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AU14 || PLL_NC || Ground
|-
|-
| AU15 || THERMAL_SENSE_RETURN || < GND
| AU15 || THERMAL_SENSE_RETURN || < GND
|-
|-
| AU16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AU16 || PLL_NC || Ground
|-
|-
| AU17 || STI_THERMAL0 || > STI_THERMAL0
| AU17 || STI_THERMAL0 || > STI_THERMAL0
|-
|-
| AU18 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AU18 || PLL_NC || Ground
|-
|-
| AU19 || style="color:white; background-color:#993333;" | MC2_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
| AU19 || style="color:white; background-color:#993333;" | MC2_VDDID || style="color:white; background-color:#993333;" | +1.2V VDD
Line 2,341: Line 2,341:
| AV10 || Y1_DQ3_8 || .
| AV10 || Y1_DQ3_8 || .
|-
|-
| AV11 || YC_BYP_ENA || style="color:white; background-color:#333333;" | Ground
| AV11 || YC_BYP_ENA || Ground
|-
|-
| AV12 || YC_TEST_MODE_ST || style="color:white; background-color:#333333;" | Ground
| AV12 || YC_TEST_MODE_ST || Ground
|-
|-
| AV13 || SPI_SI || < BE_SPI_D0
| AV13 || SPI_SI || < BE_SPI_D0
Line 2,349: Line 2,349:
| AV14 || /TRST || < /BE_TRST
| AV14 || /TRST || < /BE_TRST
|-
|-
| AV15 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AV15 || PLL_NC || Ground
|-
|-
| AV16 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AV16 || PLL_NC || Ground
|-
|-
| AV17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AV17 || PLL_NC || Ground
|-
|-
| AV18 || PLL_CTL1 || > R1009 100 > Ground
| AV18 || PLL_CTL1 || > R1009 100 > Ground
|-
|-
| AV19 || TE(TEST ENABLE) || style="color:white; background-color:#333333;" | Ground
| AV19 || TE(TEST ENABLE) || Ground
|-
|-
| AV20 || POWER_GOOD || < BE_POWGOOD
| AV20 || POWER_GOOD || < BE_POWGOOD
Line 2,425: Line 2,425:
| AW10 || Y1_DQ3N_8 || .
| AW10 || Y1_DQ3N_8 || .
|-
|-
| AW11 || YC_SCAN_IN || style="color:white; background-color:#333333;" | Ground
| AW11 || YC_SCAN_IN || Ground
|-
|-
| AW12 || TMS || < BE_TMS
| AW12 || TMS || < BE_TMS
Line 2,433: Line 2,433:
| AW14 || TDO || > BE_TDO
| AW14 || TDO || > BE_TDO
|-
|-
| AW15 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AW15 || PLL_NC || Ground
|-
|-
| AW16 || NT_TST02 || .
| AW16 || NT_TST02 || .
|-
|-
| AW17 || PLL_NC || style="color:white; background-color:#333333;" | Ground
| AW17 || PLL_NC || Ground
|-
|-
| AW18 || PLL_CTL0 || > R1011 100 > Ground
| AW18 || PLL_CTL0 || > R1011 100 > Ground
Line 2,501: Line 2,501:
| AY10 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
| AY10 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
|-
|-
| AY11 || YC_RSRV0 || style="color:white; background-color:#333333;" | Ground
| AY11 || YC_RSRV0 || Ground
|-
|-
| AY13 || SPI_CLK || < R1014 0 < BE_SPI_CLK
| AY13 || SPI_CLK || < R1014 0 < BE_SPI_CLK
Line 2,559: Line 2,559:
| BA10 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
| BA10 || {{cellcolors|#933|#fff}} YC_VDDIO || +1.2V VDD
|-
|-
| BA11 || YC_RSRV1 || style="color:white; background-color:#333333;" | Ground
| BA11 || YC_RSRV1 || Ground
|-
|-
| BA13 || TCK || < BE_TCK
| BA13 || TCK || < BE_TCK

Revision as of 13:52, 13 July 2022


Pinout

CELL BE, padlayout
CPU view facing BGA
A1 marker:northeast/topright

CELL BE, padlayout
PCB view facing BGA
A1 marker:northwest/topleft

CELL BE, padlayout
PCB view facing BGA
A1 marker:northwest/topleft
[ View ], [ Discuss ] or [ Edit ]
CELL pad layout 41x41
[ View ], [ Discuss ] or [ Edit ]
Pad Name Description
A1 YC_VDDIO +1.2V VDD
A2 Y0_DQ1N_5 > Y0_XDR0_DQN10
A3 Y0_DQ1N_2 > Y0_XDR0_DQN6
A4 Y0_DQ0N_6 > Y0_XDR0_DQN14
A5 Y0_DQ0N_4 > Y0_XDR0_DQN2
A6 Y0_VDDIO +1.2V VDD
A8 Y0_DQ0N_1 > Y0_XDR1_DQN14
A10 YC_VDDIO +1.2V VDD
A11 Y0_DQ0_RLOAD < BE_Y0_DQ0_RLOAD
A12 VDD +1.0V VDD
A13 GND Ground
A14 VDD +1.0V VDD
A15 GND Ground
A16 VDD +1.0V VDD
A17 GND Ground
A18 VDD +1.0V VDD
A19 GND Ground
A20 VDD +1.0V VDD
A21 GND Ground
A22 VDD +1.0V VDD
A23 GND Ground
A24 VDD +1.0V VDD
A25 GND Ground
A26 VDD +1.0V VDD
A27 GND Ground
A28 VDD +1.0V VDD
A29 GND Ground
A30 VDD +1.0V VDD
A31 GND Ground
A32 VDD +1.0V VDD
A33 GND Ground
A34 RC_XCLK_EN > Ground
A35 RC_SCAN_CLK2 > R1001 470K > Ground
A36 RC_SCAN_CLK1 > R1002 470K > Ground
A37 RC_SCAN_CLK0 > R1003 470K > Ground
A38 GND Ground
A39 RC_VDDIO (Not connected?)
A40 RC_VDDIO +1.2V VDD
A41 GND Ground
   
B1 YC_VDDIO +1.2V VDD
B2 Y0_DQ1_5 > Y0_XDR0_DQ10
B3 Y0_DQ1_2 > Y0_XDR0_DQ6
B4 Y0_DQ0_6 > Y0_XDR0_DQ14
B5 Y0_DQ0_4 > Y0_XDR0_DQ2
B6 YC_VDDIO +1.2V VDD
B8 Y0_DQ0_1 > Y0_XDR1_DQ14
B10 YC_VDDIO +1.2V VDD
B11 YC_DQ0_VREF +1.2V VDD
B12 GND Ground
B13 VDD +1.0V VDD
B14 GND Ground
B15 VDD +1.0V VDD
B16 GND Ground
B17 VDD +1.0V VDD
B18 GND Ground
B19 VDD +1.0V VDD
B20 GND Ground
B21 VDD +1.0V VDD
B22 GND Ground
B23 VDD +1.0V VDD
B24 GND Ground
B25 VDD +1.0V VDD
B26 GND Ground
B27 VDD +1.0V VDD
B28 GND Ground
B29 VDD +1.0V VDD
B30 GND Ground
B31 VDD +1.0V VDD
B32 GND Ground
B33 VDD +1.0V VDD
B34 RC_SCAN_CLK3 > R1004 470K > Ground
B35 TX0_TXN1 > BE_TX0_TXN1
B36 TX0_TXP1 > BE_TX0_TXP1
B37 GND Ground
B38 TX0_TXN2 > BE_TX0_TXN2
B39 TX0_TXP2 > BE_TX0_TXP2
B40 TX0_TXN0 > BE_TX0_TXN0
B41 TX0_TXP0 > BE_TX0_TXP0
   
C1 GND Ground
C2 Y0_DQ1N_6 > Y0_XDR0_DQN0
C3 Y0_DQ1N_4 > Y0_XDR0_DQN12
C4 Y0_DQ0N_0 > Y0_XDR0_DQN4
C5 Y0_DQ0N_5 > Y0_XDR0_DQN8
C6 Y0_DQ1N_8 .
C7 Y0_DQ1N_3 > Y0_XDR1_DQN10
C8 Y0_DQ1N_1 > Y0_XDR1_DQN6
C9 Y0_DQ0N_3 > Y0_XDR1_DQN2
C10 Y0_DQ0N_8 .
C11 VDDS1 > BE_VDDS1
C12 VDD +1.0V VDD
C13 GND Ground
C14 VDD +1.0V VDD
C15 GND Ground
C16 VDD +1.0V VDD
C17 GND Ground
C18 VDD +1.0V VDD
C19 GND Ground
C20 VDD +1.0V VDD
C21 GND Ground
C22 VDD +1.0V VDD
C23 GND Ground
C24 VDD +1.0V VDD
C25 GND Ground
C26 VDD +1.0V VDD
C27 GND Ground
C28 VDD +1.0V VDD
C29 GND Ground
C30 VDD +1.0V VDD
C31 GND Ground
C32 VDD +1.0V VDD
C33 GND Ground
C34 GND Ground
C35 TX0_TXN3 > BE_TX0_TXN3
C36 TX0_TXP3 > BE_TX0_TXP3
C37 GND Ground
C38 TX0_TXCLKN > BE_TX0_TXCLKN
C39 TX0_TXCLKP > BE_TX0_TXCLKP
   
D1 GND Ground
D2 Y0_DQ1_6 > Y0_XDR0_DQ0
D3 Y0_DQ1_4 > Y0_XDR0_DQ12
D4 Y0_DQ0_0 > Y0_XDR0_DQ8
D5 Y0_DQ0_5 > Y0_XDR0_DQ8
D6 Y0_DQ1_8 .
D7 Y0_DQ1_3 > Y0_XDR1_DQ10
D8 Y0_DQ1_1 > Y0_XDR1_DQ6
D9 Y0_DQ0_3 > Y0_XDR1_DQ2
D10 Y0_DQ0_8 .
D11 VDDS2 > BE_VDDS2
D12 GND Ground
D13 VDD +1.0V VDD
D14 GND Ground
D15 VDD +1.0V VDD
D16 GND Ground
D17 VDD +1.0V VDD
D18 GND Ground
D19 VDD +1.0V VDD
D20 GND Ground
D21 VDD +1.0V VDD
D22 GND Ground
D23 VDD +1.0V VDD
D24 GND Ground
D25 VDD +1.0V VDD
D26 GND Ground
D27 VDD +1.0V VDD
D28 GND Ground
D29 VDD +1.0V VDD
D30 GND Ground
D31 VDD +1.0V VDD
D32 GND Ground
D33 VDD +1.0V VDD
D34 TX0_GNDA Ground
D35 TX0_TXN5 > BE_TX0_TXN5
D36 TX0_TXP5 > BE_TX0_TXP5
D37 RC_VDDIO +1.2V VDD
D38 TX0_TXN6 > BE_TX0_TXN6
D39 TX0_TXP6 > BE_TX0_TXP6
D40 TX0_TXN4 > BE_TX0_TXN4
D41 TX0_TXP4 > BE_TX0_TXP4
   
E1 Y0_RQ_RST > BE_Y0_RQ_RST
E2 GND Ground
E3 YC_VDDIO +1.2V VDD
E4 GND Ground
E5 YC_VDDIO +1.2V VDD
E6 GND Ground
E7 YC_VDDIO +1.2V VDD
E8 YC_VDDIO +1.2V VDD
E9 GND Ground
E10 GND Ground
E11 VDDE Ground
E12 VDD +1.0V VDD
E13 GND Ground
E14 VDD +1.0V VDD
E15 GND Ground
E16 VDD +1.0V VDD
E17 GND Ground
E18 VDD +1.0V VDD
E19 GND Ground
E20 VDD +1.0V VDD
E21 GND Ground
E22 VDD +1.0V VDD
E23 GND Ground
E24 VDD +1.0V VDD
E25 GND Ground
E26 VDD +1.0V VDD
E27 GND Ground
E28 VDD +1.0V VDD
E29 GND Ground
E30 VDD +1.0V VDD
E31 GND Ground
E32 VDD +1.0V VDD
E33 GND Ground
E34 TX0_VDDA +1.5V VDD
E35 RX0_RXP7 < BE_RX0_RXP7
E36 RX0_RXN7 < BE_RX0_RXN7
E37 RC0_VDDIO +1.2V VDD
E38 TX0_TXN7 < BE_TX0_TXN7
E39 TX0_TXP7 < BE_TX0_TXP7
   
F1 GND Ground
F2 Y0_RQ0 > BE_Y0_RQ0
F3 GND Ground
F4 Y0_RQ1 > BE_Y0_RQ1
F5 GND Ground
F6 Y0_RQ_SRD < BE_Y0_RQ_SRD
F7 Y0_DQ1N_7 > Y0_XDR1_DQN0
F8 Y0_DQ1N_0 > Y0_XDR1_DQN12
F9 Y0_DQ0N_7 > Y0_XDR1_DQN1
F10 Y0_DQ0N_2 > Y0_XDR1_DQN8
F11 YC_SCAN_CLK4 Ground
F12 GND Ground
F13 VDD +1.0V VDD
F14 GND Ground
F15 VDD +1.0V VDD
F16 GND Ground
F17 VDD +1.0V VDD
F18 GND Ground
F19 VDD +1.0V VDD
F20 GND Ground
F21 VDD +1.0V VDD
F22 GND Ground
F23 VDD +1.0V VDD
F24 GND Ground
F25 VDD +1.0V VDD
F26 GND Ground
F27 VDD +1.0V VDD
F28 GND Ground
F29 VDD +1.0V VDD
F30 GND Ground
F31 VDD +1.0V VDD
F32 GND Ground
F33 VDD +1.0V VDD
F34 RX0_VDDA +1.5V VDD
F35 RX0_RXP5 < BE_RX0_RXP5
F36 RX0_RXN5 < BE_RX0_RXN5
F37 GND Ground
F38 RX0_RXP4 < BE_RX0_RXP4
F39 RX0_RXN4 < BE_RX0_RXN4
F40 RX0_RXP6 < BE_RX0_RXP6
F41 RX0_RXN6 < BE_RX0_RXN6
   
G1 Y0_RQ3 > BE_Y0_RQ3
G2 GND Ground
G3 Y0_RQ5 > BE_Y0_RQ5
G4 GND Ground
G5 Y0_RQ2 > BE_Y0_RQ2
G6 GND Ground
G7 Y0_DQ1_7 > Y0_XDR1_DQ0
G8 Y0_DQ1_0 > Y0_XDR1_DQ12
G9 Y0_DQ0_7 > Y0_XDR1_DQ4
G10 Y0_DQ0_2 > Y0_XDR1_DQ8
G11 YC_SCAN_CLK3 Ground
G12 VDD +1.0V VDD
G13 GND Ground
G14 VDD +1.0V VDD
G15 GND Ground
G16 VDD +1.0V VDD
G17 GND Ground
G18 VDD +1.0V VDD
G19 GND Ground
G20 VDD +1.0V VDD
G21 GND Ground
G22 VDD +1.0V VDD
G23 GND Ground
G24 VDD +1.0V VDD
G25 GND Ground
G26 VDD +1.0V VDD
G27 GND Ground
G28 VDD +1.0V VDD
G29 GND Ground
G30 VDD +1.0V VDD
G31 GND Ground
G32 VDD +1.0V VDD
G33 GND Ground
G34 RX0_GNDA Ground
G35 RX0_RXP3 < BE_RX0_RXP3
G36 RX0_RXN3 < BE_RX0_RXN3
G37 GND Ground
G38 RX0_RXCLKP < BE_RX0_RXCLKP
G39 RX0_RXCLKN < BE_RX0_RXCLKN
   
H1 GND Ground
H2 Y0_RQ4 > BE_Y0_RQ4
H3 GND Ground
H4 Y0_RQ6 > BE_Y0_RQ6
H5 GND Ground
H6 Y0_RQ_VREF < BE_Y0_RQ_VREG
H7 GND Ground
H8 Y0_DQ0_VDDA +1.5V VDD
H9 Y0_DQ0_GNDA Ground
H10 GND Ground
H11 YC_SCAN_CLK2 Ground
H12 GND Ground
H13 VDD +1.0V VDD
H14 GND Ground
H15 VDD +1.0V VDD
H16 GND Ground
H17 VDD +1.0V VDD
H18 GND Ground
H19 VDD +1.0V VDD
H20 GND Ground
H21 VDD +1.0V VDD
H22 GND Ground
H23 VDD +1.0V VDD
H24 GND Ground
H25 VDD +1.0V VDD
H26 GND Ground
H27 VDD +1.0V VDD
H28 GND Ground
H29 VDD +1.0V VDD
H30 GND Ground
H31 VDD +1.0V VDD
H32 GND Ground
H33 VDD +1.0V VDD
H34 GND Ground
H35 RX0_RXP1 < BE_RX0_RXP1
H36 RX0_RXN1 < BE_RX0_RXN1
H37 RC_VDDIO +1.2V VDD
H38 RX0_RXP0 < BE_RX0_RXP0
H39 RX0_RXN0 < BE_RX0_RXN0
H40 RX0_RXP2 < BE_RX0_RXP2
H41 RX0_RXN2 < BE_RX0_RXN2
   
J1 Y0_RQ_CTMP < BE_Y0_RQ_CTM
J2 Y0_RQ_CTMN < BE_Y0_RQ_CTMN
J3 Y0_RQ7 > BE_Y0_RQ7
J4 GND Ground
J5 Y0_RQ8 > BE_Y0_RQ8
J6 GND Ground
J7 Y0_DQC_ROLREF < BE_Y0_DQC_ROLREF
J8 Y0_DQ1_VDDA +1.5V VDD
J9 NC_OPEN25 Ground
J10 YC_SCAN_CLK0 Ground
J11 YC_SCAN_CLK1 Ground
J12 VDD +1.0V VDD
J13 GND Ground
J14 VDD +1.0V VDD
J15 GND Ground
J16 VDD +1.0V VDD
J17 GND Ground
J18 VDD +1.0V VDD
J19 GND Ground
J20 VDD +1.0V VDD
J21 GND Ground
J22 VDD +1.0V VDD
J23 GND Ground
J24 VDD +1.0V VDD
J25 GND Ground
J26 VDD +1.0V VDD
J27 GND Ground
J28 VDD +1.0V VDD
J29 GND Ground
J30 VDD +1.0V VDD
J31 GND Ground
J32 VDD +1.0V VDD
J33 NC_OPEN50 Ground
J34 RC_VOLGND0 < BE_RC_VOLGND0
J35 NT_TST03 .
J36 RC_VOLREF0 < BE_RC_VOLREF0
J37 RC_VDDIO +1.2V VDD
J38 RC_ROLREF0 +1.2V VDD
J39 RC_RLOAD0 < BE_RC_RLOAD0
   
K1 Y0_RQ_CFMN > BE_Y0_RQ_CFMN
K2 Y0_RQ_CFMP > BE_Y0_RQ_CFM
K3 GND Ground
K4 Y0_RQ9 > BE_Y0_RQ9
K5 GND Ground
K6 Y0_RQ_SCK > BE_Y0_SCK
K7 Y0_DQC_VOLGND < BE_Y0_DQC_VOLGND
K8 Y0_DQ1_GNDA Ground
K9 NC_OPEN24 Ground
K10 GND Ground
K11 VDD +1.0V VDD
K12 GND Ground
K13 VDD +1.0V VDD
K14 GND Ground
K15 VDD +1.0V VDD
K16 GND Ground
K17 VDD +1.0V VDD
K18 GND Ground
K19 VDD +1.0V VDD
K20 GND Ground
K21 VDD +1.0V VDD
K22 GND Ground
K23 VDD +1.0V VDD
K24 GND Ground
K25 VDD +1.0V VDD
K26 GND Ground
K27 VDD +1.0V VDD
K28 GND Ground
K29 VDD +1.0V VDD
K30 GND Ground
K31 VDD +1.0V VDD
K32 GND Ground
K33 NC_OPEN49 Ground
K34 GND Ground
K35 TX1_TXN1 > BE_TX1_TXN1
K36 TX1_TXP1 > BE_TX1_TXP1
K37 GND Ground
K38 TX1_TXN2 > BE_TX1_TXN2
K39 TX1_TXP2 > BE_TX1_TXP2
K40 TX1_TXN0 > BE_TX1_TXN0
K41 TX1_TXP0 > BE_TX1_TXP0
   
L1 Y0_RQ10 > BE_Y0_RQ10
L2 GND Ground
L3 Y0_RQ11 > BE_Y0_RQ11
L4 GND Ground
L5 Y0_RQ_CMD > BE_Y0_RQ_CMD
L6 GND Ground
L7 Y0_DQC_VOLREF < BE_Y0_DQC_VOLREF
L8 Y0_RQ0_VDDA +1.5V VDD
L9 NC_OPEN23 Ground
L10 VDD +1.0V VDD
L11 GND Ground
L12 VDD +1.0V VDD
L13 GND Ground
L14 VDD +1.0V VDD
L15 GND Ground
L16 VDD +1.0V VDD
L17 GND Ground
L18 VDD +1.0V VDD
L19 GND Ground
L20 VDD +1.0V VDD
L21 GND Ground
L22 VDD +1.0V VDD
L23 GND Ground
L24 VDD +1.0V VDD
L25 GND Ground
L26 VDD +1.0V VDD
L27 GND Ground
L28 VDD +1.0V VDD
L29 GND Ground
L30 VDD +1.0V VDD
L31 GND Ground
L32 VDD +1.0V VDD
L33 NC_OPEN48 Ground
L34 TX1_GNDA Ground
L35 TX1_TXN3 > BE_TX1_TXN3
L36 TX1_TXP3 > BE_TX1_TXP3
L37 GND Ground
L38 TX1_TXCLKN > BE_TX1_TXCLKN
L39 TX1_TXCLKP > BE_TX1_TXCLKP
   
M1 YC_VDDIO +1.2V VDD
M2 YC_VDDIO +1.2V VDD
M3 GND Ground
M4 Y0_DQ2_RLOAD < BE_Y0_DQ2_RLOAD
M5 GND Ground
M6 Y0_DQ2_VREF +1.2V VDD
M7 GND Ground
M8 Y0_RQ_GNDA Ground
M9 NC_OPEN22 Ground
M10 GND Ground
M11 VDD +1.0V VDD
M12
bis
M30		 -EMPTY CENTER AREA-
M31 VDD +1.0V VDD
M32 GND Ground
M33 NC_OPEN47 Ground
M34 TX1_VDDA +1.5V VDD
M35 TX1_TXN5 > BE_TX1_TXN5
M36 TX1_TXP5 > BE_TX1_TXP5
M37 RC_VDDIO +1.2V VDD
M38 TX1_TXN6 > BE_TX1_TXN6
M39 TX1_TXP6 > BE_TX1_TXP6
M40 TX1_TXN4 > BE_TX1_TXN4
M41 TX1_TXP4 > BE_TX1_TXP4
   
N3 Y0_DQ2_4 > YO_XDR0_DQ11
N4 Y0_DQ2N_4 > YO_XDR0_DQN11
N5 GND Ground
N6 Y0_DQ2_1 > YO_XDR0_DQ1
N7 Y0_DQ2N_1 > YO_XDR0_DQN1
N8 GND Ground
N9 NC_OPEN21 Ground
N10 VDD +1.0V VDD
N11 GND Ground
N12
bis
M30		 -EMPTY CENTER AREA-
N31 GND Ground
N32 VDD +1.0V VDD
N33 NC_OPEN46 Ground
N34 RX1_VDDA +1.5V VDD
N35 RX1_RXP7 < BE_RX1_RXP7
N36 RX1_RXN7 < BE_RX1_RXN7
N37 RC_VDDID +1.2V VDD
N38 TX1_TXN7 > BE_TX1_TXN7
N39 TX1_TXP7 > BE_TX1_TXP7
   
P1 Y0_DQ2_3 > Y0_XDR0_DQ7
P2 Y0_DQ2N_3 > Y0_XDR0_DQN7
P3 Y0_DQ2_6 > Y0_XDR0_DQ15
P4 Y0_DQ2N_6 > Y0_XDR0_DQN15
P5 YC_VDDID +1.2V VDD
P6 Y0_DQ2_5 > Y0_XDR0_DQ13
P7 Y0_DQ2N_5 > Y0_XDR0_DQN13
P8 YC_VDDID +1.2V VDD
P9 NC_OPEN20 Ground
P10 GND Ground
P11 VDD +1.0V VDD
P12
bis
P30		 -EMPTY CENTER AREA-
P31 VDD +1.0V VDD
P32 GND Ground
P33 NC_OPEN45 Ground
P34 RX1_GNDA Ground
P35 RX1_RXP5 < BE_RX1_RXP5
P36 RX1_RXN5 < BE_RX1_RXN5
P37 GND Ground
P38 RX1_RXP4 < BE_RX1_RXP4
P39 RX1_RXN4 < BE_RX1_RXN4
P40 RX1_RXP6 < BE_RX1_RXP6
P41 RX1_RXN6 < BE_RX1_RXN6
   
R3 Y0_DQ3_4 > Y0_XDR0_DQ3
R4 Y0_DQ3N_4 > Y0_XDR0_DQN3
R5 YC_VDDIO +1.2V VDD
R6 Y0_DQ2_0 > Y0_XDR0_DQ5
R7 Y0_DQ2N_0 > Y0_XDR0_DQN5
R8 GND Ground
R9 NC_OPEN19 Ground
R10 VDD +1.0V VDD
R11 GND Ground
R12
bis
R30		 -EMPTY CENTER AREA-
R31 GND Ground
R32 VDD +1.0V VDD
R33 NC_OPEN44 Ground
R34 GND Ground
R35 RX1_RXP3 < BE_RX1_RXP3
R36 RX1_RXN3 < BE_RX1_RXN3
R37 GND Ground
R38 RX1_RXCLKP < BE_RX1_RXCLKP
R39 RX1_RXCLKN < BE_RX1_RXCLKN
   
T1 YC_VDDIO +1.2V VDD
T2 YC_VDDIO +1.2V VDD
T3 Y0_DQ2_8 .
T4 Y0_DQ2N_8 .
T5 GND Ground
T6 Y0_DQ3_2 > Y0_XDR0_DQ9
T7 Y0_DQ3N_2 > Y0_XDR0_DQN9
T8 Y0_DQ2_GNDA Ground
T9 NC_OPEN18 Ground
T10 GND Ground
T11 VDD +1.0V VDD
T12
bis
T30		 -EMPTY CENTER AREA-
T31 VDD +1.0V VDD
T32 GND Ground
T33 NC_OPEN43 Ground
T34 RC_VDDIO +1.2V VDD
T35 RX1_RXP1 < BE_RX1_RXP1
T36 RX1_RXN1 < BE_RX1_RXN1
T37 RC_VDDIO +1.2V VDD
T38 RX1_RXP0 < BE_RX1_RXP0
T39 RX1_RXN0 < BE_RX1_RXN0
T40 RX1_RXP2 < BE_RX1_RXP2
T41 RX1_RXN2 < BE_RX1_RXN2
   
U3 Y0_DQ2_7 > Y0_XDR1_DQ11
U4 Y0_DQ2N_7 > Y0_XDR1_DQN11
U5 GND Ground
U6 Y0_DQ2_2 > Y0_XDR1_DQ1
U7 Y0_DQ2N_2 > Y0_XDR1_DQN1
U8 YC_DQ2_VDDA +1.5V VDD
U9 NC_OPEN17 Ground
U10 VDD +1.0V VDD
U11 GND Ground
U12
bis
U30		 -EMPTY CENTER AREA-
U31 GND Ground
U32 VDD +1.0V VDD
U33 NC_OPEN42 Ground
U34 GND Ground
U35 GND Ground
U36 GND Ground
U37 RC_VDDIO +1.2V VDD
U38 GND Ground
U39 RC_VDDIO +1.2V VDD
   
V1 Y0_DQ3_0 > Y0_XDR1_DQ7
V2 Y0_DQ3N_0 > Y0_XDR1_DQN7
V3 Y0_DQ3_5 > Y0_XDR1_DQ15
V4 Y0_DQ3N_5 > Y0_XDR1_DQN15
V5 YC_VDDID +1.2V VDD
V6 Y0_DQ3_1 > Y0_XDR1_DQ13
V7 Y0_DQ3N_1 > Y0_XDR1_DQN13
V8 YC_DQQ_VDDA +1.5V VDD
V9 NC_OPEN16 Ground
V10 GND Ground
V11 VDD +1.0V VDD
V12
bis
V30		 -EMPTY CENTER AREA-
V31 VDD +1.0V VDD
V32 GND Ground
V33 NC_OPEN41 Ground
V34 TX2_GNDA Ground
V35 TX2_TXN1 > BE_TX2_TXN1
V36 TX2_TXP1 > BE_TX2_TXP1
V37 GND Ground
V38 TX2_TXN2 > BE_TX2_TXN2
V39 TX2_TXP2 > BE_TX2_TXP2
V40 TX2_TXN0 > BE_TX2_TXN0
V41 TX2_TXP0 > BE_TX2_TXP0
   
W3 Y0_DQ3_6 > Y0_XDR1_DQ3
W4 Y0_DQ3N_6 > Y0_XDR1_DQN3
W5 YC_VDDIO +1.2V VDD
W6 Y0_DQ3_3 > Y0_XDR1_DQ5
W7 Y0_DQ3N_3 > Y0_XDR1_DQN5
W8 Y0_DQ3_GNDA Ground
W9 NC_OPEN15 Ground
W10 VDD +1.0V VDD
W11 GND Ground
W12
bis
W30		 -EMPTY CENTER AREA-
W31 GND Ground
W32 VDD +1.0V VDD
W33 NC_OPEN40 Ground
W34 TX2_VDDA +1.5V VDD
W35 TX2_TXN3 > BE_TX2_TXN3
W36 TX2_TXP3 > BE_TX2_TXP3
W37 GND Ground
W38 TX2_TXCLKN > BE_TX2_TXCLKN
W39 TX2_TXCLKP > BE_TX2_TXCLKP
   
Y1 YC_VDDIO +1.2V VDD
Y2 YC_VDDIO +1.2V VDD
Y3 Y0_DQ3_8 .
Y4 Y0_DQ3N_8 .
Y5 GND Ground
Y6 Y0_DQ3_7 > Y0_XDR1_DQ9
Y7 Y0_DQ3N_7 > Y0_XDR1_DQN9
Y8 GND Ground
Y9 NC_OPEN14 Ground
Y10 GND Ground
Y11 VDD +1.0V VDD
Y12
bis
Y30		 -EMPTY CENTER AREA-
Y31 VDD +1.0V VDD
Y32 GND Ground
Y33 NC_OPEN39 Ground
Y34 RX2_VDDA +1.5V VDD
Y35 TX2_TXN5 > BE_TX2_TXN5
Y36 TX2_TXP5 > BE_TX2_TXP5
Y37 RC_VDDIO +1.2V VDD
Y38 TX2_TXN6 > BE_TX2_TXN6
Y39 TX2_TXP6 > BE_TX2_TXP6
Y40 TX2_TXN4 > BE_TX2_TXN4
Y41 TX2_TXP4 > BE_TX2_TXP4
   
AA1 Y1_DQ0_RLOAD < BE_Y1_DQ0_RLOAD
AA2 GND Ground
AA3 YQ_DQ0_VREF +1.2V VDD
AA4 YC_VDDIO +1.2V VDD
AA5 YC_VDDIO +1.2V VDD
AA6 GND Ground
AA7 YC_VDDIO +1.2V VDD
AA8 YC_VDDIO +1.2V VDD
AA9 NC_OPEN13 Ground
AA10 VDD +1.0V VDD
AA11 GND Ground
AA12
bis
AA30		 -EMPTY CENTER AREA-
AA31 GND Ground
AA32 VDD +1.0V VDD
AA33 NC_OPEN38 Ground
AA34 RX2_GNDA Ground
AA35 RX2_RXP7 < BE_RX2_RXP7
AA36 RX2_RXN7 < BE_RX2_RXN7
AA37 RC_VDDIO +1.2V VDD
AA38 TX2_TXN7 > BE_TX2_TXN7
AA39 TX2_TXP7 > BE_TX2_TXP7
   
AB1 YC_VDDIO +1.2V VDD
AB2 YC_VDDIO +1.2V VDD
AB3 Y1_DQ0_8 .
AB4 Y1_DQ0N_8 .
AB5 GND Ground
AB6 Y1_DQ0_1 > Y1_XDR1_DQ8
AB7 Y1_DQ0N_1 > Y1_XDR1_DQN8
AB8 GND Ground
AB9 NC_OPEN12 Ground
AB10 GND Ground
AB11 VDD +1.0V VDD
AB12
bis
AB30		 -EMPTY CENTER AREA-
AB31 VDD +1.0V VDD
AB32 GND Ground
AB33 NC_OPEN37 Ground
AB34 GND Ground
AB35 RX2_RXP5 < BE_RX2_RXP5
AB36 RX2_RXN5 < BE_RX2_RXN5
AB37 GND Ground
AB38 RX2_RXP4 < BE_RX2_RXP4
AB39 RX2_RXN4 < BE_RX2_RXN4
AB40 RX2_RXP6 < BE_RX2_RXP6
AB41 RX2_RXN6 < BE_RX2_RXN6
   
AC3 Y1_DQ0_4 > Y1_XDR1_DQ2
AC4 Y1_DQ0N_4 > Y1_XDR1_DQN2
AC5 YC_VDDIO +1.2V VDD
AC6 Y1_DQ0_7 > Y1_XDR1_DQ4
AC7 Y1_DQ0N_7 > Y1_XDR1_DQN4
AC8 YC_DQ0_GNDA Ground
AC9 NC_OPEN11 Ground
AC10 VDD +1.0V VDD
AC11 GND Ground
AC12
bis
AC30		 -EMPTY CENTER AREA-
AC31 GND Ground
AC32 VDD +1.0V VDD
AC33 NC_OPEN36 Ground
AC34 RC_VDDIO +1.2V VDD
AC35 RX2_RXP3 < BE_RX2_RXP3
AC36 RX2_RXN3 < BE_RX2_RXN3
AC37 GND Ground
AC38 RX2_RXCLKP < BE_RX2_RXCLKP
AC39 RX2_RXCLKN < BE_RX2_RXCLKN
   
AD1 Y1_DQ0_2 > Y1_XDR1_DQ6
AD2 Y1_DQ0N_2 > Y1_XDR1_DQN6
AD3 Y1_DQ0_5 > Y1_XDR1_DQ14
AD4 Y1_DQ0N_5 > Y1_XDR1_DQN14
AD5 YC_VDDIO +1.2V VDD
AD6 Y1_DQ1_0 > Y1_XDR1_DQ12
AD7 Y1_DQ1N_0 > Y1_XDR1_DQN12
AD8 Y1_DQ0_VDDA +1.5V VDD
AD9 NC_OPEN10 Ground
AD10 GND Ground
AD11 VDD +1.0V VDD
AD12
bis
AD30		 -EMPTY CENTER AREA-
AD31 VDD +1.0V VDD
AD32 GND Ground
AD33 NC_OPEN35 Ground
AD34 GND Ground
AD35 RX2_RXP1 < BE_RX2_RXP1
AD36 RX2_RXN1 < BE_RX2_RXN1
AD37 RC_VDDIO +1.2V VDD
AD38 RX2_RXP0 < BE_RX2_RXP0
AD39 RX2_RXN0 < BE_RX2_RXN0
AD40 RX2_RXP2 < BE_RX2_RXP2
AD41 RX2_RXN2 < BE_RX2_RXN2
   
AE3 Y1_DQ1_1 > Y1_XDR1_DQ10
AE4 Y1_DQ1N_1 > Y1_XDR1_DQN10
AE5 GND Ground
AE6 Y1_DQ1_3 > Y1_XDR1_DQ0
AE7 Y1_DQ1N_3 > Y1_XDR1_DQN0
AE8 Y1_DQ1_VDDA +1.5V VDD
AE9 NC_OPEN09 Ground
AE10 VDD +1.0V VDD
AE11 GND Ground
AE12
bis
AE30		 -EMPTY CENTER AREA-
AE31 GND Ground
AE32 VDD +1.0V VDD
AE33 NC_OPEN34 Ground
AE34 TX3_GNDA Ground
AE35 GND Ground
AE36 GND Ground
AE37 RC_VDDID +1.2V VDD
AE38 GND Ground
AE39 RC_VDDID +1.2V VDD
   
AF1 YC_VDDID +1.2V VDD
AF2 YC_VDDID +1.2V VDD
AF3 Y1_DQ1_8 .
AF4 Y1_DQ1N_8 .
AF5 GND Ground
AF6 Y1_DQ0_0 > Y1_XDR0_DQ8
AF7 Y1_DQ0N_0 > Y1_XDR0_DQN8
AF8 Y1_DQ1_GNDA Ground
AF9 NC_OPEN08 Ground
AF10 GND Ground
AF11 VDD +1.0V VDD
AF12
bis
AF30		 -EMPTY CENTER AREA-
AF31 VDD +1.0V VDD
AF32 GND Ground
AF33 NC_OPEN33 Ground
AF34 TX3_VDDA +1.5V VDD
AF35 TX3_TXN1 > BE_TX3_TXN1
AF36 TX3_TXP1 > BE_TX3_TXP1
AF37 GND Ground
AF38 TX3_TXN2 > BE_TX3_TXN2
AF39 TX3_TXP2 > BE_TX3_TXP2
AF40 TX3_TXN0 > BE_TX3_TXN0
AF41 TX3_TXP0 > BE_TX3_TXP0
   
AG3 Y1_DQ0_6 > Y1_XDR0_DQ2
AG4 Y1_DQ0N_6 > Y1_XDR0_DQN2
AG5 YC_VDDIO +1.2V VDD
AG6 Y1_DQ1_2 > Y1_XDR0_DQ4
AG7 Y1_DQ1N_2 > Y1_XDR0_DQN4
AG8 GND Ground
AG9 NC_OPEN07 Ground
AG10 VDD +1.0V VDD
AG11 GND Ground
AG12
bis
AG30		 -EMPTY CENTER AREA-
AG31 GND Ground
AG32 VDD +1.0V VDD
AG33 NC_OPEN32 Ground
AG34 TX4_VDDA +1.5V VDD
AG35 TX3_TXN3 > BE_TX3_TXN3
AG36 TX3_TXP3 > BE_TX3_TXP3
AG37 GND Ground
AG38 TX3_TXCLKN > BE_TX3_TXCLKN
AG39 TX3_TXCLKP > BE_TX3_TXCLKP
   
AH1 Y1_DQ0_3 > Y1_XDR0_DQ6
AH2 Y1_DQ0N_3 > Y1_XDR0_DQN6
AH3 Y1_DQ1_5 > Y1_XDR0_DQ14
AH4 Y1_DQ1N_5 > Y1_XDR0_DQN14
AH5 YC_VDDIO +1.2V VDD
AH6 Y1_DQ1_4 > Y1_XDR0_DQ12
AH7 Y1_DQ1N_4 > Y1_XDR0_DQN12
AH8 YC_VDDIO +1.2V VDD
AH9 NC_OPEN06 Ground
AH10 GND Ground
AH11 VDD +1.0V VDD
AH12
bis
AH30		 -EMPTY CENTER AREA-
AH31 VDD +1.0V VDD
AH32 GND Ground
AH33 NC_OPEN31 Ground
AH34 TX4_GNDA Ground
AH35 TX3_TXN5 > BE_TX3_TXN5
AH36 TX3_TXP5 > BE_TX3_TXP5
AH37 RC_VDDIO +1.2V VDD
AH38 TX3_TXN6 > BE_TX3_TXN6
AH39 TX3_TXP6 > BE_TX3_TXP6
AH40 TX3_TXN4 > BE_TX3_TXN4
AH41 TX3_TXP4 > BE_TX3_TXP4
   
AJ3 Y1_DQ1_7 > Y1_XDR0_DQ10
AJ4 Y1_DQ1N_7 > Y1_XDR0_DQN10
AJ5 GND Ground
AJ6 Y1_DQ1_6 > Y1_XDR0_DQ0
AJ7 Y1_DQ1N_6 > Y1_XDR0_DQN0
AJ8 GND Ground
AJ9 NC_OPEN05 Ground
AJ10 VDD +1.0V VDD
AJ11 GND Ground
AJ12
bis
AJ30		 -EMPTY CENTER AREA-
AJ31 GND Ground
AJ32 VDD +1.0V VDD
AJ33 NC_OPEN30 Ground
AJ34 GND Ground
AJ35 TX4_TXN1 .
AJ36 TX4_TXP1 .
AJ37 RC_VDDIO +1.2V VDD
AJ38 TX3_TXN7 > BE_TX3_TXN7
AJ39 TX3_TXP7 > BE_TX3_TXP7
   
AK1 YC_VDDID +1.2V VDD
AK2 YC_VDDID +1.2V VDD
AK3 Y1_RQ_RST > BE_Y1_RQ_RST
AK4 GND Ground
AK5 Y1_RQ_SRD < BE_Y1_RQ_SRD
AK6 GND Ground
AK7 GND Ground
AK8 Y1_RQ_GNDA Ground
AK9 NC_OPEN04 Ground
AK10 GND Ground
AK11 VDD +1.0V VDD
AK12
bis
AK30		 -EMPTY CENTER AREA-
AK31 VDD +1.0V VDD
AK32 GND Ground
AK33 NC_OPEN29 Ground
AK34 RC_VDDID +1.2V VDD
AK35 TX4_TXN3 .
AK36 TX4_TXP3 .
AK37 GND Ground
AK38 TX4_TXN2 .
AK39 TX4_TXP2 .
AK40 TX4_TXN0 .
AK41 TX4_TXP0 .
   
AL1 GND Ground
AL2 Y1_RQ0 > BE_Y1_RQ0
AL3 GND Ground
AL4 Y1_RQ1 > BE_Y1_RQ1
AL5 GND Ground
AL6 GND Ground
AL7 Y1_DQC_VOLREF < BE_Y1_DQC_VOLREF
AL8 Y1_RQ_VDDA +1.5V VDD
AL9 NC_OPEN03 Ground
AL10 VDD +1.0V VDD
AL11 GND Ground
AL12 VDD +1.0V VDD
AL13 GND Ground
AL14 VDD +1.0V VDD
AL15 GND Ground
AL16 PLL_NC Ground
AL17 PLL_NC Ground
AL18 VDD +1.0V VDD
AL19 GND Ground
AL20 VDD +1.0V VDD
AL21 GND Ground
AL22 VDD +1.0V VDD
AL23 GND Ground
AL24 VDD +1.0V VDD
AL25 GND Ground
AL26 VDD +1.0V VDD
AL27 GND Ground
AL28 VDD +1.0V VDD
AL29 GND Ground
AL30 VDD +1.0V VDD
AL31 GND Ground
AL32 VDD +1.0V VDD
AL33 NC_OPEN03 Ground
AL34 GND Ground
AL35 TX4_TXN5 .
AL36 TX4_TXP5 .
AL37 GND Ground
AL38 TX4_TXCLKN .
AL39 TX4_TXCLKP .
   
AM1 Y1_RQ3 > BE_Y1_RQ3
AM2 GND Ground
AM3 Y1_RQ5 > BE_Y1_RQ5
AM4 GND Ground
AM5 Y1_RQ2 > BE_Y1_RQ2
AM6 GND Ground
AM7 Y1_DQC_VOLGND < BE_Y1_DQC_VOLGND
AM8 Y1_DQ2_GNDA Ground
AM9 NC_OPEN02 Ground
AM10 GND Ground
AM11 VDD +1.0V VDD
AM12 GND Ground
AM13 VDD +1.0V VDD
AM14 GND Ground
AM15 VDD +1.0V VDD
AM16 PLL_NC Ground
AM17 PLL_NC Ground
AM18 GND Ground
AM19 VDD +1.0V VDD
AM20 GND Ground
AM21 VDD +1.0V VDD
AM22 GND Ground
AM23 VDD +1.0V VDD
AM24 GND Ground
AM25 VDD +1.0V VDD
AM26 GND Ground
AM27 VDD +1.0V VDD
AM28 GND Ground
AM29 VDD +1.0V VDD
AM30 GND Ground
AM31 VDD +1.0V VDD
AM32 GND Ground
AM33 NC_OPEN27 Ground
AM34 TX5_GNDA Ground
AM35 TX4_TXN7 .
AM36 TX4_TXP7 .
AM37 RC_VDDIO +1.2V VDD
AM38 TX4_TXN6 .
AM39 TX4_TXP6 .
AM40 TX4_TXN4 .
AM41 TX4_TXP4 .
   
AN1 GND Ground
AN2 Y1_RQ4 > BE_Y1_RQ4
AN3 GND Ground
AN4 Y1_RQ6 > BE_Y1_RQ6
AN5 GND Ground
AN6 Y1_RQ_VREF < BE_Y1_RQ_VREF
AN7 Y1_DQC_ROLREF < BE_Y1_DQC_ROLREF
AN8 Y1_DQ2_VDDA +1.5V VDD
AN9 NC_OPEN01 Ground
AN10 NC_OPEN51 Ground
AN11 NC_OPEN52 Ground
AN12 NC_OPEN53 Ground
AN13 NC_OPEN54 Ground
AN14 NC_OPEN55 Ground
AN15 PLL_NC Ground
AN16 PLL_NC Ground
AN17 PLL_NC Ground
AN18 PLL_NC Ground
AN19 NC_OPEN56 Ground
AN20 NC_OPEN57 Ground
AN21 NC_OPEN58 Ground
AN22 NC_OPEN59 Ground
AN23 NC_OPEN60 Ground
AN24 NC_OPEN61 Ground
AN25 NC_OPEN62 Ground
AN26 NC_OPEN63 Ground
AN27 NC_OPEN64 Ground
AN28 NC_OPEN65 Ground
AN29 NC_OPEN66 Ground
AN30 NC_OPEN67 Ground
AN31 NC_OPEN68 Ground
AN32 NC_OPEN69 Ground
AN33 NC_OPEN26 Ground
AN34 TX5_VDDA +1.5V VDD
AN35 GND Ground
AN36 GND Ground
AN37 RC_VDDIO +1.2V VDD
AN38 GND Ground
AN39 RC_VDDIO +1.2V VDD
   
AP1 Y1_RQ_CMTP < BE_Y1_RQ_CMTP
AP2 Y1_RQ_CMTN < BE_Y1_RQ_CMTN
AP3 Y1_RQ7 < BE_Y1_RQ7
AP4 GND Ground
AP5 Y1_RQ8 < BE_Y1_RQ8
AP6 GND Ground
AP7 GND Ground
AP8 Y1_DQ3_VDDA +1.5V VDD
AP9 Y1_DQ3_GNDA Ground
AP10 GND Ground
AP11 YC_SCAN_EN Ground
AP12 YC_TREF Ground
AP13 /SPI_EN_B < /BE_SPI_CS
AP14 PLL_NC Ground
AP15 PLL_NC Ground
AP16 PLL_VDDA < BE_PLL_VDDA
AP17 PLL_GNDA Ground
AP18 PLL_NC Ground
AP19 SYS_CONFIG2 < BE_SYS_CONF2
AP20 SYS_CONFIG0 < BE_SYS_CONF0
AP21 PSARE2 > CL1001
AP22 TBEN < BE_TBEN
AP23 THERMAL_OVERLOAD_B > BE_THR_ALRT
AP24 TRIGGER_IN < BE_TRG_IN
AP25 RC_SCAN_EN > R1005 470K > Ground
AP26 RC_VDDIO +1.2V VDD
AP27 GND Ground
AP28 RX4_GNDA Ground
AP29 RX4_VDDA +1.5V VDD
AP30 TX6_VDDA +1.5V VDD
AP31 TX6_GNDA Ground
AP32 GND Ground
AP33 RX3_GNDA Ground
AP34 RX3_VDDA +1.5V VDD
AP35 TX5_TXN1 .
AP36 TX5_TXP1 .
AP37 GND Ground
AP38 TX5_TXN2 .
AP39 TX5_TXP2 .
AP40 TX5_TXN0 .
AP41 TX5_TXP0 .
   
AR1 Y1_RQ_CFMN > BE_Y1_RQ_CFMN
AR2 Y1_RQ_CFMP > BE_Y1_RQ_CFMP
AR3 GND Ground
AR4 Y1_RQ9 > BE_Y1_RQ9
AR5 GND Ground
AR6 Y1_RQ_SCK > BE_Y1_RQ_SCK
AR7 Y1_DQ2_2 > BE_Y1_XDR1_DQ1
AR8 Y1_DQ2_7 > BE_Y1_XDR1_DQ13
AR9 Y1_DQ3_0 > BE_Y1_XDR1_DQ5
AR10 Y1_DQ3_7 > BE_Y1_XDR1_DQ9
AR11 YC_XCLK_EN Ground
AR12 YC_SCAN_OUT .
AR13 SPI_SO > R1013 47 > BE_SPI_DI
AR14 PLL_NC Ground
AR15 PLL_NC Ground
AR16 PLL_NC Ground
AR17 PLL_NC Ground
AR18 PLL_NC Ground
AR19 SYS_CONFIG1 < BE_SYS_CONF1
AR20 SYS_CONFIG3 < BE_SYS_CONF3
AR21 SPARE1 .
AR22 PULSE_LIMIT_BYPASS < BE_P_L_BYPASS
AR23 SCAN_ENABLE_BYPASS < BE_SCAN_ENA
AR24 TRIGGER_OUT > BE_TRG_OUT
AR25 RC_TEST_MODE-ST Ground
AR26 RX4_RXP1 < BE_RX4_RXP1
AR27 RX4_RXP3 < BE_RX4_RXP3
AR28 RX4_RXP5 < BE_RX4_RXP5
AR29 RX4_RXP7 < BE_RX4_RXP7
AR30 TX6_TXN5 < BE_TX6_TXN5
AR31 TX6_TXN3 < BE_TX6_TXN3
AR32 TX6_TXN1 < BE_TX6_TXN1
AR33 NT_TST04 .
AR34 GND Ground
AR35 TX5_TXN3 .
AR36 TX5_TXP3 .
AR37 GND Ground
AR38 TX5_TXCLKN .
AR39 TX5_TXCLKP .
   
AT1 Y1_RQ10 > BE_Y1_RQ10
AT2 GND Ground
AT3 Y1_RQ11 > BE_Y1_RQ11
AT4 GND Ground
AT5 Y1_RQ_CMD > BE_Y1_RQ_CMD
AT6 GND Ground
AT7 Y1_DQ2N_2 > BE_Y1_XDR1_DQN1
AT8 Y1_DQ2N_7 > BE_Y1_XDR1_DQN13
AT9 Y1_DQ3N_0 > BE_Y1_XDR1_DQN5
AT10 Y1_DQ3N_7 > BE_Y1_XDR1_DQN9
AT11 GND Ground
AT12 GND Ground
AT13 YC_VDDIO +1.2V VDD
AT14 PLL_NC Ground
AT15 THERMAL_SENSE_POWER < +1.5V_BE_THERMAL_VDDA
AT16 THERMAL_SENSE_TEST > R1007 1M +/- 0.5%
AT17 STI_THERMAL1 > STI_THERMAL1
AT18 PLL_NC Ground
AT19 GND Ground
AT20 GND Ground
AT21 GND Ground
AT22 MC2_VDDIO +1.2V VDD
AT23 MC2_VDDIO +1.2V VDD
AT24 GND Ground
AT25 GND Ground
AT26 RX4_RXN1 < BE_RX4_RXN1
AT27 RX4_RXN3 < BE_RX4_RXN3
AT28 RX4_RXN5 < BE_RX4_RXN5
AT29 RX4_RXN7 < BE_RX4_RXN7
AT30 TX6_TXP5 > BE_TX6_TXP5
AT31 TX6_TXP3 > BE_TX6_TXP3
AT32 TX6_TXP1 > BE_TX6_TXP1
AT33 RC_VOLREF1 < BE_RC_VOLREF1
AT34 RC_VDDIO +1.2V VDD
AT35 TX5_TXN5 .
AT36 TX5_TXP5. .
AT37 RC_VDDIO +1.2V VDD
AT38 TX5_TXN6 .
AT39 TX5_TXP6 .
AT40 TX5_TXN4 .
AT41 TX5_TXP4 .
   
AU1 GND Ground
AU2 Y1_DQ2_VREF +1.2V VDD
AU3 GND Ground
AU4 YC_VDDID +1.2V VDD
AU5 GND Ground
AU6 GND Ground
AU7 YC_VDDID +1.2V VDD
AU8 YC_VDDID +1.2V VDD
AU9 GND Ground
AU10 GND Ground
AU11 YC_VDDID +1.2V VDD
AU12 YC_VDDID +1.2V VDD
AU13 GND Ground
AU14 PLL_NC Ground
AU15 THERMAL_SENSE_RETURN < GND
AU16 PLL_NC Ground
AU17 STI_THERMAL0 > STI_THERMAL0
AU18 PLL_NC Ground
AU19 MC2_VDDID +1.2V VDD
AU20 MC2_VDDID +1.2V VDD
AU21 MC2_VDDID +1.2V VDD
AU22 GND Ground
AU23 GND Ground
AU24 MC2_VDDID +1.2V VDD
AU25 MC2_VDDID +1.2V VDD
AU26 RC_VDDID +1.2V VDD
AU27 RC_VDDID +1.2V VDD
AU28 GND Ground
AU29 GND Ground
AU30 RC_VDDID +1.2V VDD
AU31 RC_VDDID +1.2V VDD
AU32 GND Ground
AU33 GND Ground
AU34 RC_VOLGND1 < BE_RC_VOLGND1
AU35 RX3_RXP7 .
AU36 RX3_RXN7 .
AU37 RC_VDDID +1.2V VDD
AU38 TX5_TXN7 .
AU39 TX5_TXP7 .
   
AV1 Y1_DQ2_RLOAD < BE_Y1_DQ2_RLOAD
AV2 Y1_DQ2_1 > Y1_XDR0_DQ1
AV3 Y1_DQ2_5 > Y1_XDR0_DQ13
AV4 Y1_DQ2_0 > Y1_XDR0_DQ5
AV5 Y1_DQ3_4 > Y1_XDR0_DQ9
AV6 Y1_DQ2_8 .
AV7 Y1_DQ2_3 > Y1_XDR1_DQ11
AV8 Y1_DQ3_1 > Y1_XDR1_DQ7
AV9 Y1_DQ3_3 > Y1_XDR1_DQ3
AV10 Y1_DQ3_8 .
AV11 YC_BYP_ENA Ground
AV12 YC_TEST_MODE_ST Ground
AV13 SPI_SI < BE_SPI_D0
AV14 /TRST < /BE_TRST
AV15 PLL_NC Ground
AV16 PLL_NC Ground
AV17 PLL_NC Ground
AV18 PLL_CTL1 > R1009 100 > Ground
AV19 TE(TEST ENABLE) Ground
AV20 POWER_GOOD < BE_POWGOOD
AV21 /CHECKSTOP_IN_B < /BE_CHKSTP_IN
AV22 SPI_CTL1 < BE_SPI_CTL1
AV23 PRSO_UPPER_RIGHT_MODULE .
AV24 TST_CLK1 > CL1002
AV25 RC_SCAN_IN > R1008 470K > Ground
AV26 RX4_RXP0 < BE_RX4_RXP0
AV27 RX4_RXCLKP < BE_RX4_RXCLKP
AV28 RX4_RXP4 < BE_RX4_RXP4
AV29 TX6_TXN7 > BE_TX6_TXN7
AV30 TX6_TXN6 > BE_TX6_TXN6
AV31 TX6_TXCLKN > BE_TX6_TXCLKN
AV32 TX6_TXN2 > BE_TX6_TXN2
AV33 RC_ROLREF1 +1.2V VDD
AV34 GND Ground
AV35 RX3_RXP5 .
AV36 RX3_RXN5 .
AV37 GND Ground
AV38 RX3_RXP4 .
AV39 RX3_RXN4 .
AV40 RX3_RXP6 .
AV41 RX3_RXN6 .
   
AW1 GND Ground
AW2 Y1_DQ2N_1 > Y1_XDR0_DQN1
AW3 Y1_DQ2N_5 > Y1_XDR0_DQN13
AW4 Y1_DQ2N_0 > Y1_XDR0_DQN5
AW5 Y1_DQ3N_4 > Y1_XDR0_DQN9
AW6 Y1_DQ2N_8 .
AW7 Y1_DQ2N_3 > Y1_XDR1_DQN11
AW8 Y1_DQ3N_1 > Y1_XDR1_DQN7
AW9 Y1_DQ3N_3 > Y1_XDR1_DQN3
AW10 Y1_DQ3N_8 .
AW11 YC_SCAN_IN Ground
AW12 TMS < BE_TMS
AW13 TDI < BE_TDI
AW14 TDO > BE_TDO
AW15 PLL_NC Ground
AW16 NT_TST02 .
AW17 PLL_NC Ground
AW18 PLL_CTL0 > R1011 100 > Ground
AW19 ATTENTION > BE_INT
AW20 /HARD_RESET < /BE_HARD_RESET
AW21 /CHECKSTOP_OUT_B > /BE_CHKSTP_OUT
AW22 SPI_CTL0 < BE_SPI_CTL0
AW23 GRID_TEST .
AW24 TST_CLK0 > CL1003
AW25 RC_SCAN_OUT .
AW26 RX4_RXN0 < BE_RX4_RXN0
AW27 RX4_RXCLKN < BE_RX4_RXCLKN
AW28 RX4_RXN4 < BE_RX4_RXN4
AW29 TX6_TXP7 > BE_TX6_TXP7
AW30 TX6_TXP6 > BE_TX6_TXP6
AW31 TX6_TXCLKP > BE_TX6_TXCLKP
AW32 TX6_TXP2 > BE_TX6_TXP2
AW33 RC_RLOAD1 < BE_RC_RLOAD1
AW34 GND Ground
AW35 RX3_RXP3 < BE_RX3_RXP3
AW36 RX3_RXN3 < BE_RX3_RXN3
AW37 GND Ground
AW38 RX3_RXCLKP .
AW39 RX3_RXCLKN .
   
AY1 YC_VDDIO +1.2V VDD
AY2 Y1_DQ2_4 > Y1_XDR0_DQ11
AY3 Y1_DQ2_6 > Y1_XDR0_DQ7
AY4 Y1_DQ3_2 > Y1_XDR0_DQ15
AY5 Y1_DQ3_5 > Y1_XDR0_DQ3
AY6 YC_VDDIO +1.2V VDD
AY8 Y1_DQ3_6 > Y1_XDR1_DQ15
AY10 YC_VDDIO +1.2V VDD
AY11 YC_RSRV0 Ground
AY13 SPI_CLK < R1014 0 < BE_SPI_CLK
AY15 /PLL_REFCLK_B < BE_PLL_REFCLK_N
AY17 NT_TST01 .
AY19 EXT_CLK_EN > R1012 100 > Ground
AY21 MC2_VDDIO +1.2V VDD
AY23 MC2_VDDIO +1.2V VDD
AY25 RC_REFCLKN < BE_RC_REFCLK_N
AY26 RX4_RXP2 < BE_RX4_RXP2
AY28 RX4_RXP6 < BE_RX4_RXP6
AY30 TX6_TXN4 > BE_TX6_TXN4
AY32 TX6_TXN0 > BE_TX6_TXN0
AY34 RC_VDDIO +1.2V VDD
AY35 RX3_RXP1 .
AY36 RX3_RXN1 .
AY37 RC_VDDIO +1.2V VDD
AY38 RX3_RXP0 .
AY39 RX3_RXN0 .
AY40 RX3_RXP2 .
AY41 RX3_RXN2 .
   
BA1 YC_VDDIO +1.2V VDD
BA2 Y1_DQ2N_4 > Y1_XDR0_DQN11
BA3 Y1_DQ2N_6 > Y1_XDR0_DQN7
BA4 Y1_DQ3N_2 > Y1_XDR0_DQN15
BA5 Y1_DQ3N_5 > Y1_XDR0_DQN3
BA6 YC_VDDIO +1.2V VDD
BA8 Y1_DQ3N_6 > Y1_XDR1_DQN15
BA10 YC_VDDIO +1.2V VDD
BA11 YC_RSRV1 Ground
BA13 TCK < BE_TCK
BA15 PLL_REFCLK < BE_PLL_REFCLK_P
BA17 PLL_BGA > CL1004
BA19 EXT_CLK > R1015 49.9 +/- 1%
BA21 MC2_VDDID +1.2V VDD
BA23 MC2_VDDID +1.2V VDD
BA25 RC_REFCLKP < BE_RC_REFCLK_P
BA26 RX4_RXN2 < BE_RX4_RXN2
BA28 RX4_RXN6 < BE_RX4_RXN6
BA30 TX6_TXP4 > BE_TX6_TXP4
BA32 TX6_TXP0 > BE_TX6_TXP0
BA34 RC_VDDIO +1.2V VDD
BA35 GND Ground
BA36 GND Ground
BA37 RC_VDDIO +1.2V VDD
BA38 GND Ground
BA39 RC_VDDIO +1.2V VDD
BA40 RC_VDDIO +1.2V VDD
BA41 GND Ground

remark: the following Pad #letter's are not used: I, O, Q, S, X, Z, AI, AO, AQ, AS, AX, AZ

Gallery

  • CELL grid raw/bare sketch

    CELL grid raw/bare sketch

Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=Template:CELL_pad_layout_90nm&oldid=67378"