Template:Elpida memory product code: Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
m (this was right, in the datasheets both "SE" and "BG" are simply described as FBGA)
mNo edit summary
Line 3: Line 3:
! Product Family !! Density !! Organization !! Power Supply, Interface !! Die Rev. !! Package !! Speed !! Internal Code !! Enviroment Code
! Product Family !! Density !! Organization !! Power Supply, Interface !! Die Rev. !! Package !! Speed !! Internal Code !! Enviroment Code
|-
|-
| '''X''': XDR DRAM
| '''X''': XDR DRAM<br>'''W''': ?
| '''51''': 512M<br />'''10''': 1Gb
| '''51''': 512M<br />'''10''': 1Gb<br>'''11''': ?
| '''16''': x16bit<br />'''32''': x32bit
| '''16''': x16bit<br />'''32''': x32bit
| '''A''': 1.8V, DRSL<br />'''B''': 1.5V +/- 0.075V, DRSL
| '''A''': 1.8V, DRSL<br />'''B''': 1.5V +/- 0.075V, DRSL
| '''A''': Rev1<br />'''B''': Rev2<br />'''C''': Rev3<br />'''D''': Rev4
| '''A''': Rev1<br />'''B''': Rev2<br />'''C''': Rev3<br />'''D''': Rev4
| '''SE''': FBGA<br />'''BG''': FBGA ?
| '''SE''': FBGA<br />'''BG''': FBGA ?
| '''3C''': 3.2Gbps (tRAC = 35ns, C Bin)<br />'''4D''': 4.0Gbps (tRAC = 34ns, D Bin)
| '''3C''': 3.2Gbps (tRAC = 35ns, C Bin)<br />'''4D''': 4.0Gbps (tRAC = 34ns, D Bin)<br>'''28''': ?
| '''A2''': ?
| '''A2''': ?
| '''E''': Lead Free<br />'''F''': Lead & Halogen Free
| '''E''': Lead Free<br />'''F''': Lead & Halogen Free

Revision as of 08:29, 20 April 2021

Elpida memory product code
Product Family Density Organization Power Supply, Interface Die Rev. Package Speed Internal Code Enviroment Code
X: XDR DRAM
W: ?
51: 512M
10: 1Gb
11: ?
16: x16bit
32: x32bit
A: 1.8V, DRSL
B: 1.5V +/- 0.075V, DRSL
A: Rev1
B: Rev2
C: Rev3
D: Rev4
SE: FBGA
BG: FBGA ?
3C: 3.2Gbps (tRAC = 35ns, C Bin)
4D: 4.0Gbps (tRAC = 34ns, D Bin)
28: ?
A2: ? E: Lead Free
F: Lead & Halogen Free