Syscon Hardware: Difference between revisions
Line 757: | Line 757: | ||
== CECHG01 Pictures == | == CECHG01 Pictures == | ||
=== Bottomside Pictires === | === Bottomside Pictires === | ||
[[File:syscon_bottom_cechg01.jpg|thumbnail|Syscon | [[File:syscon_bottom_cechg01.jpg|thumbnail|Syscon Bottom Pinouts]]<br><br><br><br><br><br><br><br><br> | ||
== CECHG02 Pinout == | == CECHG02 Pinout == |
Revision as of 19:49, 25 May 2011
Syscon is the main power controller chip. It is responsible for powering up the various power systems and for configuring and initialising the CELL, RSX and southbridge. It communicates with these devices via seperate SPI busses. There is external access by JTAG (Which appears to have been disabled after factory programming) and Serial.
Generation 1
Packaging
The first generation of the chip comes in a 200 pin BGA package as per below:
Ball array, board orientated T R P N M L K J H G F E D C B A 1 M M M M - N N N N N - O O + 1 2 M M M M M @ N N N N N N @ - J J 2 3 - @ J J 3 4 & - A A N N N N O O O O J J 4 5 & + A A N N N N O O O O J J 5 6 - - A A + - + N - + H H R R 6 7 & # A A * * # # - + H H R R 7 8 Q Q G G * * - + H H K K 8 9 Q Q G G * * H H K K 9 10 Q Q G G # # . + - + F F K K 10 11 Q B G G # - & & + ^ F F K K 11 12 B B C C C C D D D D F F E E 12 13 B B C C C C D D D D F F E E 13 14 B B E E 14 15 B P P I I I $ . $ $ $ $ & - E E 15 16 P P I I I $ . $ $ $ $ & & & 16 T R P N M L K J H G F E D C B A Legend: * = JTAG = N/C & = Reset & Clock $ = EEPROM Interface (U15, U16?? Perhaps J15 & J16) - = Ground + = +3.3v # = +1.8v (U10?? Perhaps J10) ^ = +battery @ = VDD2, VDD1, VDD0
Pinout
Pin # | Name | Port | Description |
---|---|---|---|
T2 | /BE_INT | Port M Cell Control Line |
|
R1 | PM7 | ||
R2 | PM6 | ||
P1 | BE_POWGOOD | ||
P2 | /BE_RESET | ||
N1 | BE_SPI_CLK | Cell SPI Bus | |
N2 | BE_SPI_DO | ||
M1 | BE_SPI_DI | ||
M2 | /BE_SPI_CS | ||
L4 | PL8 | Port N | unused |
L5 | PL7 | ||
K4 | PL6 | ||
K5 | PL5 | ||
J4 | PL4 | ||
J5 | PL3 | ||
H4 | PL2 | ||
H5 | PL1 | ||
H6 | PL0 | ||
A8 | SB_SPI_CLK | Port K | Southbridge SPI Bus |
B8 | SB_SPI_DO | ||
A9 | SB_SPI_DI | ||
B9 | /SB_SPI_CS | ||
A10 | SEL2_I2C_SCL | ||
B10 | SEL2_I2C_SDA | ||
A11 | ACDC_STBY | ||
B11 | PK0 | ||
B5 | PJ7 | Port J | |
A5 | DISC_OUT12_SW | ||
B2 | DISC_OUT8_SW | ||
A2 | DISC_IN | ||
B3 | SW_10 | ||
A3 | SW_0 | ||
B4 | SW_8_B | ||
A4 | SW_8_C | ||
L16 | SW_PCI | Port I | |
L15 | DISC_CHUCK | ||
M16 | DISC_PHOT_LED | ||
M15 | SW_2 | ||
N16 | DIAG_MODE | ||
N15 | BACKUP_MODE | ||
E6 | /HDMI_INT | Port H | |
D6 | VD_CECI0 | ||
E7 | PH5 | ||
D7 | /RS_POW_FAIL | ||
E8 | /MUL_CHKSTP_IN | ||
D8 | /MUL_TRG_IN | ||
E9 | /SYS_THR_ALRT | ||
D9 | /SB_INT | ||
M11 | SW_ATA | Port G | |
N11 | SW_4_A | ||
M10 | /XDR_FET_VREF | ||
N10 | /XDR_FET_SCK | ||
M9 | BUZZER | ||
N9 | SW_PWM | ||
M8 | FANPWM1 | ||
N8 | FANPWM0 | ||
E10 | /MUL_CHKSTP_OUT | Port F | |
D10 | /MUL_TAG_OUT | ||
E11 | /SB_CGRESET | ||
D11 | /SB_RESET | ||
E12 | BT_WAKEON | ||
D12 | BE_VCS_1.25_ON | ||
E13 | BE_VCS_1.30_ON | ||
D13 | SW_1A | ||
A12 | /EJECT_SW | Port E | |
B12 | /POW_SW | ||
A13 | /SB_EBUS_RESET | ||
B13 | SB_EBUS_BRDY | ||
A14 | PE3 | ||
B14 | VD_CECI1 | ||
A15 | /BE_POW_FAIL | ||
B15 | /POW_FAIL | ||
F13 | SW_5_B | Port D | |
F12 | MK_EN | ||
G13 | BEVRM_VID5 | ||
G12 | BEVRM_VID4 | ||
H13 | BEVRM_VID3 | ||
H12 | BEVRM_VID2 | ||
J13 | BEVRM_VID1 | ||
J12 | BEVRM_VID0 | ||
K13 | SW_HDD | Port C | |
K12 | I2CBUS_EN | ||
L13 | RSXVRM_VID5 | ||
L12 | RSXVRM_VID4 | ||
M13 | RSXVRM_VID3 | ||
M12 | RSXVRM_VID2 | ||
N13 | RSXVRM_VID1 | ||
N12 | RSXVRM_VID0 | ||
T15 | SW_8_A | Port B | |
R14 | SW_7_A | ||
T14 | SW_6 | ||
R13 | SW_1_B | ||
T13 | SW_4_B | ||
R12 | SW_3 | ||
T12 | VD_CECO1 | ||
R11 | VD_CECO0 | ||
N7 | STBY_LED | Port A | |
M7 | POW_LED | ||
N6 | /AUDIO_MUTE | ||
M6 | SW_7_B | ||
N5 | /BT_RESET | ||
M5 | /GBE_RESET | ||
N4 | SW_5_A | ||
M4 | SW_9 | ||
U16 | RBB | EEPROM Interface | |
K16 | PI7 | ||
U15 | WCB | ||
K15 | PI6 | ||
E16 | SKB | ||
E15 | PP3 | ||
G16 | DI | ||
G15 | PP2 | ||
H16 | DO | ||
H15 | PP1 | ||
F16 | CSB | ||
F15 | PP0 | ||
H11 | TESTMODE | Reset & Clock | |
B16 | OSCOUT | ||
C16 | OSCIN | ||
D16 | 32KOUT | ||
D15 | 32KIN | ||
T5 | EXTAL | ||
T4 | XTAL | ||
T7 | XXTALO | ||
J11 | /RST | ||
R4 | AVSUO | Power Port | Ground |
R5 | AVDUO | +3.3v | |
G6 | AVSS | Ground | |
C2 | AVREF2 | Ground | |
B1 | AVREF1 | +3.3v | |
F7 | AVDD | +3.3v | |
K11 | VSSF | Ground | |
K6 | VSSF | Ground | |
L6 | VDDF | +3.3v | |
G7 | VSS | Ground | |
G8 | |||
G10 | |||
T6 | |||
R6 | |||
T3 | |||
L1 | |||
E1 | |||
C15 | VSSep | Ground | |
G11 | VDDep | +3.3v | |
F11 | VDDbat | +battery | |
H7 | DVDD | +1.8v | |
U10 | |||
K10 | |||
L10 | |||
L11 | |||
R7 | |||
J7 | |||
F8 | VDD3 | +3.3v | |
F10 | |||
H10 | |||
J6 | |||
F6 | |||
D2 | VDD2 | +1.5V_RSX_VDDIO | |
R3 | VDD1 | +1.2V_MC2_VDDIO | |
L2 | VDD0 | +1.2V_MC2_VDDIO | |
A16 | NC | ||
T16 | |||
T1 | |||
A1 | |||
G9 | |||
F9 | |||
L8 | JRTCK | JTAG Interface | |
K8 | JTCK | ||
K9 | JTDO | ||
L9 | JTMS | ||
K7 | JTDI | ||
L7 | JNTAST | ||
A6 | PR3 | Port R | |
B6 | MC_P_OFF_REQ | ||
A7 | MC_ALIVE | ||
B7 | MC_RESERVED1 | ||
R10 | RMC_IN | Port Q | |
T11 | PQ5 | ||
T10 | PQ4 | ||
T8 | SEL2_IEC_SCL | ||
T9 | SEL2_I2C_SDA | ||
R9 | PQ1 | ||
R8 | RSX_FBVDD_SEL | ||
P16 | UART0_TxD | Port P | Serial Transmit |
P15 | UART0_RxD | Serial Receive | |
R16 | SEL1_I2C_SCL | ||
R15 | SEL1_I2C_SDA | ||
D1 | SEL0_I2C_SCL | Port O | |
C1 | SEL0_I2C_SDA | ||
G4 | PO7 | ||
F4 | HDMI_RST0 | ||
G5 | PO5 | ||
F5 | DISC_IN_MECHA | ||
E4 | EJECT_MECHA | ||
D4 | /XDR_FET_RST | ||
E5 | /GX_VSRST | ||
D5 | XCG_EN | ||
K2 | /VD_VINT1 | Port N | |
K1 | /VD_VINT0 | ||
J2 | /RSX_INT | ||
J1 | RSX_FLDO | ||
H2 | PN6 | ||
H1 | PN5 | ||
G2 | /RSX_RESET | ||
G1 | RSX_SPI_CLK | RSX SPI Bus | |
F2 | RSX_SPI_DO | ||
F1 | RSX_SPI_DI | ||
E2 | /RSX_SPI_CS |
Generation 2 / 2-2
Newer generation Syscons are first to be seen on a CECHL VER-001 board, later replaced by an updated version (with the same pinout) on the PS3 slim.
Packaging
QFP Package : 128 pins
((V)(Q)FP 128 PIN numbering scheme
pin 1 left bottom at mark, counter clockwise from south (pins 1-38) to east (pins 39-64), north (pins 65-102), west (103-128))
Pinout
Pin # | Name | Port | Description |
---|---|---|---|
0 | |||
1 | |||
2 | |||
3 | |||
4 | |||
5 | |||
6 | |||
7 | |||
8 | |||
9 | |||
10 | |||
11 | |||
12 | |||
13 | |||
14 | |||
15 | |||
16 | |||
17 | |||
18 | |||
19 | |||
20 | |||
21 | |||
22 | |||
23 | |||
24 | |||
25 | |||
26 | |||
27 | |||
28 | |||
29 | |||
30 | |||
31 | |||
32 | |||
33 | |||
34 | |||
35 | |||
36 | |||
37 | |||
38 | |||
39 | |||
40 | |||
41 | |||
42 | |||
43 | |||
44 | |||
45 | |||
46 | |||
47 | |||
48 | |||
49 | |||
50 | |||
51 | |||
52 | |||
53 | |||
54 | |||
55 | |||
56 | |||
57 | |||
58 | |||
59 | |||
60 | |||
61 | |||
62 | |||
63 | |||
64 | |||
65 | |||
66 | |||
67 | |||
68 | |||
69 | |||
70 | |||
71 | |||
72 | |||
73 | |||
74 | |||
75 | |||
76 | |||
77 | |||
78 | |||
79 | |||
80 | |||
81 | |||
82 | |||
83 | |||
84 | |||
85 | |||
86 | |||
87 | |||
88 | |||
89 | |||
90 | |||
91 | |||
92 | |||
93 | |||
94 | |||
95 | |||
96 | |||
97 | |||
98 | |||
99 | |||
100 | |||
101 | |||
102 | |||
103 | |||
104 | |||
105 | |||
106 | |||
107 | |||
108 | |||
109 | |||
110 | |||
111 | |||
112 | |||
113 | |||
114 | |||
115 | |||
116 | |||
117 | |||
118 | |||
119 | |||
120 | |||
121 | |||
122 | |||
123 | |||
124 | |||
125 | |||
126 | |||
127 | |||
128 |
CECHG01 Pictures
Topside Pictires
CECHG01 Pictures
Bottomside Pictires
CECHG02 Pinout
Topside Pinout
Pin # | Name | Description |
---|---|---|
B3 | SW_10 | Unknown |
A6 | MC_RESERVED2 | Unknown |
E10 | MUL_CHKSTP_OUT | Unknown |
C15 | VSS | Power Ground |
B16 | OSCOUT | Goes to unpopulated crystal |
C16 | OSCIN | From unpupulated crystal |
B15 | POW_FAIL | Power Failure Signal |
H1 | PN5 | Unknown |
H2 | PN6 | Unknown |
R1 | PM7 | Unknown |
R2 | PM6 | Unknown |
M4 | SW9 | Unknown |
M10 | XDR_FET_SCK | Unknown |
Bottomside Pinout
Pin # | Name | Description |
---|---|---|
R5 | VDD | +3.3v |
R7 | DVDD | +1.8v |
C15 | VSS | Power Ground |
N16 | DIAG_MODE | Unknown |
N15 | BACKUP_MODE | Unknown |
P16 | UART0_TxD | Serial |
P15 | UART0_RxD | Serial |
R9 | PQ1 | Unknown |
B12 | POW_SW | Power Switch |
A12 | EJECT_SW | Eject Switch |
L7 | JNTAST | JTAG |
L8 | JRTCK | JTAG |
L9 | JTMS | JTAG |
K7 | JTDI | JTAG |
K8 | JTCK | JTAG |
K9 | JTDO | JTAG |
M6 | SW_7_B | Unknown |
M8 | FANPWM1 | Unknown |
E5 | GX_VSRT | Unknown |
B5 | DVE_RST | Unknown |
G4 | HDMI_RST1 | Unknown |
D4 | XDR_FET_RST | Unknown |