Editing USB

<div style="float:right">[[File:CECHC GL852- IC3305.JPG|200px|thumb|left|GL852 USB-Hub as seen on [[CECHCxx]]]]</div>


= USB 2.0 =
Depending on the [[SKU Models]] the PS3 is equiped with 6x (Tool/DECR), 4 or 2 [http://en.wikipedia.org/wiki/USB USB (Universal Serial Bus)] 2.0 ports with maximum bandwidth of 480 Mbit/s (~57 MB/s), connected internally to a USB-Hub chip.

'''Note:''' On PS3 Slim [[CECH-20xx]]/[[DYN-00x|DYN-001]] and later, the USB port datalines are directly connected to [[South Bridge]] without a USB-Hub chip (port is initialised via DC switch IC connected to [[South Bridge]] and TH3301 thermistor protect 5V input).
<gallery>
File:DYN-001 USB lines (top view).jpg|USB lines top view (common traces for all slim models)
File:DYN-001USB lines (bottom view).jpg|USB lines bottom view (common traces for all slim models)
File:JSD-001 and JTP-001 USB connector TH3301 thermistor and DC switch IC to southbridge v2.jpg|[[JSD-001]]/[[JTP-001]] [[USB]] connector [[Protection|TH3301 thermistor]] and DC switch IC to [[South Bridge]]
</gallery>

== Generic USB Pinout ==
<div style="float:right">[[File:Usb-pinout.png|200px|thumb|left|USB-pinout]]</div>

{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" 
|+ USB 1.x/2.0 standard pinout
|- bgcolor="#cccccc"
! Pin !! Color !! Signal !! Description
|-
| Shell || {{NA}} || Shield || Metal housing
|-
| 1 || style="color:white; background-color:#CC3333;" | Red || V<sub>BUS</sub> || Power / +5 volt DC (max.500mA)
|-
| 2 || style="color:black; background-color:white;" | White || D- || rowspan="2" | USB 2.0 differential pair
|-
| 3 || style="color:white; background-color:#33CC33;" | Green || D+
|-
| 4 || style="color:white; background-color:#333333;" | Black || GND || Ground
|-
|}

{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" 
|+ USB 1.x/2.0 mini/micro pinout
|- bgcolor="#cccccc"
! Pin !! Color !! Signal !! Description
|-
| Shell || {{NA}} || Shield || Metal housing
|-
| 1 || style="color:white; background-color:#CC3333;" | Red || V<sub>BUS</sub> || Power
|-
| 2 || style="color:black; background-color:white;" | White || D- || rowspan="2" | USB 2.0 differential pair
|-
| 3 || style="color:white; background-color:#33CC33;" | Green || D+
|-
| 4 || {{NA}} || ID || Permits detection of which end of a cable is plugged in:<br/>• "A" connector (host): connected to the signal ground<br>• "B" connector (device): not connected
|-
| 5 || style="color:white; background-color:#333333;" | Black || GND || Ground
|-
|}'''Note:''' used on many [[Peripherals]] for charging/sync

== Internal USB-Hub IC's ==
<div style="float:right">[[File:Genesys-GL852-MSG-LQFP64.png|200px|thumb|left|64pin LQFP<br />Genesys GL852-MSG02-MT]]<br />[[File:Genesys-GL852-MSG-QFN48.png|200px|thumb|left|48pin QFN<br />Genesys GL852]]</div>

=== GL852-MSG02-MT (USB-Hub 64pin) ===
Datasheet: http://www.ps3devwiki.com/files/documents/-Datasheets/USB/Genesys_Logic_GL852.pdf <br />
6-806-862-01 / IC3305 <br />
Used in PS3 FAT CECHA/COK-001 and CECHB/COK-001 

{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable sortable" style="border:1px solid #999; border-collapse: collapse;" 
|- bgcolor="#cccccc"
! Pin Name !! 64 Pin# !! 48Pin# !! I/O Type !! Description 
|-
| DM0,DP0 || 3,4 || 3,4 || B || USB signals for USPORT 
|-
| DM1,DP1 || 8,9 || 5,6 || B || USB signals for DSPORT1 
|-
| DM2,DP2 || 14,15 || 9,10 || B || USB signals for DSPORT2 
|-
| DM3,DP3 || 25,26 || 17,18 || B || USB signals for DSPORT3 
|-
| DM4,DP4 || 31,32 || 21,22 || B || USB signals for DSPORT4 
|-
| RREF || 17 || 11 || B || A 680Ω resister must be connected between RREF and analog ground (AGND). 
|-
| OVCUR1#~4 || 56,54,42,40 || 42,40,30,28 || I<br />(pu) || Active low. Over current indicator for DSPORT1~4 OVCUR1# is the only over current flag for GANG mode. 
|-
| PWREN1#~4 || 57,55,43,41 || 43,41,31,29 || O || Active low. Power enable output for DSPORT1~4 <br />PWREN1# is the only power-enable output for GANG mode. 
|-
| GREEN1~4 || 60,48,44,34 || 45,35,32,23 || 1,3,4: O<br />2: B<br />(pd) || Green LED indicator for DSPORT1~4<br />*GREEN[1~2] are also used to access the external EEPROM. For detailed information, please refer to Chapter 5. 
|-
| AMBER1~4 || 61,49,45,35 || 46,36,33,24 || O<br />(pd) || Amber LED indicator for DSPORT1~4<br />*Amber [1~2] are also used to access the external EEPROM
|-
| PSELF || 50 || 37 || I || 0: GL852 is bus-powered.<br /> 1: GL852 is self-powered.
|-
| PGANG/<br />SUSPND || 53 || 39 || B || This pin is default put in input mode after power-on reset. Individual/gang mode is strapped during this period. After the strapping period, this pin will be set to output mode, and then output high for normal mode. When GL852 is suspended, this pin will output low. *For detailed explanation, please see Chapter 5<br />
Gang       input:1, output: 0@normal, 1@suspend <br />
Individual   input:0, output: 1@normal, 0@suspend 
|-
| X1 || 20 || 14 || I || 12MHz crystal clock input. 
|-
| X2 || 21 || 15 || O || 12MHz crystal clock output. 
|-
| RESET# || 38 || 26 || I || Active low. External reset input, default pull high 10KΩ. When RESET# = low, whole chip is reset to the initial state. 
|-
| TEST || 39 || 27 || I<br />(pd) || 0: Normal operation.<br />1: Chip will be put in test mode. 
|-
| AVDD || 11,18,22,28,64 || 1,7,12,16,19 || P || 3.3V analog power input for analog circuits. 
|-
| AGND || 1,12,19,23,29 || 2,8,13,20 || P || Analog ground input for analog circuits. 
|-
| DVDD || 37,47,52,59 || 25,34,38,44,48 || P || 3.3V digital power input for digital circuits 
|-
| DGND || 36,46,51,58,62 || 47 || P || Digital ground input for digital circuits. 
|-
| NC || 2,5~7,10,13,16,24,27,30,33 || - || - || No connection 
|-
|}
<pre> Type
 O     Output 
 I     Input 
 B     Bi-directional 
 B/I   Bi-directional, default input 
 B/O   Bi-directional, default output 
 P     Power / Ground 
 A     Analog 
 SO    Automatic output low when suspend
 pu    Internal pull up 
 pd    Internal pull down 
 odpu  Open drain with internal pull up</pre>

=== GL852 (USB-Hub 64pin) ===
Datasheet: <strike>http://www.ps3devwiki.com/files/documents/-Datasheets/USB/Genesys_Logic_GL852.pdf</strike>

Used in PS3 FAT CECHC/COK-002 

Used in PS3 FAT CECHG/SEM-001

Used in PS3 FAT CECHH/DIA-001

Used in PS3 FAT CECHJ/DIA-002 and CECHK/DIA-002

Used in PS3 FAT CECHL/VER-001 up and including CECHQ/VER-001


{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>