Editing Template:Syscon pinout LQFP 128 pins
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 189: | Line 189: | ||
| 79 || 1 || {{cellcolors|#a74}} TxD3 || UART0_TxD || {{pino}} || Connected to [[Service_Connectors#CN.3F.3F.3F.3F|Service Connector 3rd Gen.]] pin 10 (UART-TTL terminal Transmit) through a missing resistor<br>Connected to [[PCI]] Connector pin 4 || 3.3 | | 79 || 1 || {{cellcolors|#a74}} TxD3 || UART0_TxD || {{pino}} || Connected to [[Service_Connectors#CN.3F.3F.3F.3F|Service Connector 3rd Gen.]] pin 10 (UART-TTL terminal Transmit) through a missing resistor<br>Connected to [[PCI]] Connector pin 4 || 3.3 | ||
|- | |- | ||
| 80 || 1 || {{cellcolors|#33f|#fff}} SO00 || BE_SPI_DO / | | 80 || 1 || {{cellcolors|#33f|#fff}} SO00 || BE_SPI_DO / BE_SPI_DO || {{pino}} || Connected to [[CELL BE|CELL]] pad AV13 (1342 pads layout) / [[South Bridge]] pad V19 [[CXD9963GB]]. Serial Output from Syscon Master to Cell/SB Slave (MOSI)Β || 0 | ||
|- | |- | ||
| 81 || 1 || {{cellcolors|#33f|#fff}} SI00 || BE_SPI_DI / SB_SPI_DI || {{pini}} || Connected to [[CELL BE|CELL]] pad BA13 (1342 pads layout) / [[South Bridge]] pad V22 [[CXD9963GB]]. Serial Input from Cell/SB Slave to Syscon Master (MISO) || 1.2 | | 81 || 1 || {{cellcolors|#33f|#fff}} SI00 || BE_SPI_DI / SB_SPI_DI || {{pini}} || Connected to [[CELL BE|CELL]] pad BA13 (1342 pads layout) / [[South Bridge]] pad V22 [[CXD9963GB]]. Serial Input from Cell/SB Slave to Syscon Master (MISO) || 1.2 |