Editing Syscon Hardware
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 575: | Line 575: | ||
|- | |- | ||
| N1 || BE_SPI_CLK || Serial Data Clock | | N1 || BE_SPI_CLK || Serial Data Clock | ||
|- | |- | ||
| P2 || BE_RESET || CellBE Reset | | P2 || BE_RESET || CellBE Reset | ||
Line 597: | Line 595: | ||
|- | |- | ||
| G1 || RSX_SPI_CLK || Serial Data Clock | | G1 || RSX_SPI_CLK || Serial Data Clock | ||
|- | |- | ||
| G2 || RSX_RESET || RSX Reset | | G2 || RSX_RESET || RSX Reset | ||
Line 617: | Line 613: | ||
|- | |- | ||
| A8 || SB_SPI_CLK || Serial Data Clock | | A8 || SB_SPI_CLK || Serial Data Clock | ||
|- | |- | ||
|} | |} |