Baryon: Difference between revisions
Jump to navigation
Jump to search
Line 72: | Line 72: | ||
04 Function information (fixed in 78K0/Kx2) | 04 Function information (fixed in 78K0/Kx2) | ||
7C Device Extension code (fixed in 78K0/Kx2) | 7C Device Extension code (fixed in 78K0/Kx2) | ||
7F 7F 02 Internal flash memory last address (extracted from the lower bytes) ( | 7F 7F 02 Internal flash memory last address (extracted from the lower bytes) (0xCFFF) | ||
C4 37 38 46 B0 B5 B3 34 20 20 Device name (D78F0534) | C4 37 38 46 B0 B5 B3 34 20 20 Device name (D78F0534) | ||
79 Security flag information | 79 Security flag information | ||
Line 81: | Line 81: | ||
<pre> | <pre> | ||
Note 2. | The parity calculation for the END field is performed as follows (when the last address is 005FFFH) | ||
<1> The END field is divided in 7-bit units from the lower digit (the higher 3 bits are discarded). | |||
0 0 5 F F F 00000000 01011111 11111111 ↓ 000 0000001 0111111 1111111 | |||
<2> The odd parity bit is appended to the highest bit. | |||
p0000001 p01111111 p1111111 (p = odd parity bit) = 0000001 10111111 01111111 = 01 BF 7F | |||
<3> The order of the higher, middle, and lower bytes is reversed, as follows. 7F BF 01 | |||
CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING | |||
Application Note U17739EJ2V0AN 50 | |||
The following shows the procedure to translate the values in the END field that has been sent from the microcontroller to the actual address. | |||
<1> The order of the higher, middle, and lower bytes is reversed, as follows. | |||
7F BF 01 ↓ 01 BF 7F | |||
<2> Checks that the number of “1” is odd in each byte (this can be performed at another timing). | |||
<3> The parity bit is removed and a 3-bit 0 is added to the highest bit. | |||
01 BF 7F ↓ 00000001 10111111 01111111 ↓ 0000001 0111111 1111111 ↓ 000 0000001 0111111 1111111 | |||
<4> The values are translated into groups in 8-bit units. | |||
00000000101111111111111 ↓ 00000000 01011111 11111111 ↓ = 0 0 5 F F F | |||
If “7F BF 01” is given to the END field, the actual last address is consequently 005FFFH. | |||
</pre> | </pre> | ||
Revision as of 00:30, 22 March 2020
Baryon is the codename for the PSP Syscon (System Controller) chip. Communication with this chip is done through SPI.
Versions
Version | Notes |
---|---|
0x00020601 | First known version. Found on TMU-001 motherboard. |
0x00030600 | |
0x00040600 | |
0x00114000 | |
0x00121000 | |
0x0022B200 | |
0x00234000 | Removed ability to write to battery EEPROM. |
0x00243000 | |
0x00263100 | |
0x00285000 | |
?0x002A0000? | From hypothetical TA-094 motherboard. |
0x002C4000 | |
0x002E4000 | |
0x00304000 | |
0x00403000 |
Hardware
Hardware versions
- Note: You can usually deduce the serial number of the system controller chip on the motherboard when knowing Baryon version. For example, 0x00030600 has the BAR14 labelled chip, while 0x00040600 has the BAR15 labelled chip.
Hardware Signature (3AXX)
02 13 10 7f 04 7c 7f 7f 02 c4 37 38 46 b0 b5 b3 34 20 20 79 03 5d 03
Meaning
10 Vendor (Renessas) 7F Extension code (fixed in 78K0/Kx2) 04 Function information (fixed in 78K0/Kx2) 7C Device Extension code (fixed in 78K0/Kx2) 7F 7F 02 Internal flash memory last address (extracted from the lower bytes) (0xCFFF) C4 37 38 46 B0 B5 B3 34 20 20 Device name (D78F0534) 79 Security flag information 03 Boot block number (fixed)
Notes
The parity calculation for the END field is performed as follows (when the last address is 005FFFH) <1> The END field is divided in 7-bit units from the lower digit (the higher 3 bits are discarded). 0 0 5 F F F 00000000 01011111 11111111 ↓ 000 0000001 0111111 1111111 <2> The odd parity bit is appended to the highest bit. p0000001 p01111111 p1111111 (p = odd parity bit) = 0000001 10111111 01111111 = 01 BF 7F <3> The order of the higher, middle, and lower bytes is reversed, as follows. 7F BF 01 CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING Application Note U17739EJ2V0AN 50 The following shows the procedure to translate the values in the END field that has been sent from the microcontroller to the actual address. <1> The order of the higher, middle, and lower bytes is reversed, as follows. 7F BF 01 ↓ 01 BF 7F <2> Checks that the number of “1” is odd in each byte (this can be performed at another timing). <3> The parity bit is removed and a 3-bit 0 is added to the highest bit. 01 BF 7F ↓ 00000001 10111111 01111111 ↓ 0000001 0111111 1111111 ↓ 000 0000001 0111111 1111111 <4> The values are translated into groups in 8-bit units. 00000000101111111111111 ↓ 00000000 01011111 11111111 ↓ = 0 0 5 F F F If “7F BF 01” is given to the END field, the actual last address is consequently 005FFFH.
Note 3. When security flag information is set using the Security Set command, the highest bit is fixed to “1”. If the security flag information is read using the Silicon Signature command, however, the highest bit is the odd parity.
Hardware Revision (3AXX)
D78F0534
- custom BGA 78K0/KE2
- 48 KB FLASH
- 1KB RAM
Pictures
<imgur w="500">32tdUCq.png</imgur>