CPU: Difference between revisions

From PSP Developer wiki
Jump to navigation Jump to search
No edit summary
No edit summary
Line 1: Line 1:
[[File:PSP CXD2962GG.jpg|thumb|right|PSP CXD2962GG]]
[[File:PSP CXD2962GG.jpg|thumb|right|PSP CXD2962GG]]<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
 


== 333 MHz MIPS R4000 ==
== 333 MHz MIPS R4000 ==

Revision as of 17:30, 1 April 2021

PSP CXD2962GG












333 MHz MIPS R4000

Specifications

  • Sony CXD2962GG CPU
  • Based on MIPS R4000 32-bit Core
  • Little-endian
  • 90 nm Semiconductor CMOS Process
  • 1–333 MHz (set at 222 MHz by default) @ 1.2 V
  • 16 kB Instruction Cache / 16 kB Data Cache
  • SiP:
    • 32 MB eDRAM @ 2.6 Gbit/s
    • Embedded FPU
  • Embedded Vector FPU @ 3.2 GFLOPS

See Sony CXD2962GG Processor with Embedded DRAM - Chiptease Analysis Report.