CXD90062GG: Difference between revisions
Jump to navigation
Jump to search
(→Pinout: change pins order) |
No edit summary |
||
Line 1: | Line 1: | ||
* NVME Controller, Codename Titania | * NVME Controller, Codename ZAO/Titania | ||
Revision as of 03:10, 12 March 2025
- NVME Controller, Codename ZAO/Titania
Pinout
Pad | Internal Name | External Name | Type | Description |
---|---|---|---|---|
A1 | VSS_A1 | GND | ![]() |
Ground |
A2 | VSS_A2 | GND | ![]() |
Ground |
A3 | PIN_REB_CH6 | D90_NAND_CH6_RE_ N S50_/ | ![]() |
|
A4 | PIN_CLE_CH6 | S50_NAND_CH6_CLE | ![]() |
|
A5 | PIN_AD_CH7[1] | S50_NAND_CH7_AD1 | ![]() |
|
A6 | PIN_DQSB_CH7 | D90_NAND_CH7_DQS_N | ![]() |
|
A7 | PIN_AD_CH7[7] | S50_NAND_CH7_AD7 | ![]() |
|
A8 | PIN_REB_CH7 | D90_NAND_CH7_RE_ N S50_/ | ![]() |
|
A9 | PIN_AD_CH8[1] | S50_NAND_CH8_AD1 | ![]() |
|
A10 | PIN_DQS_CH8 | D90_NAND_CH8_DQS_P | ![]() |
|
A11 | PIN_AD_CH8[7] | S50_NAND_CH8_AD7 | ![]() |
|
A12 | PIN_REB_CH8 | D90_NAND_CH8_RE_ N S50_/ | ![]() |
|
A13 | PIN_DQS_CH9 | D90_NAND_CH9_DQS_P | ![]() |
|
A14 | PIN_AD_CH9[7] | S50_NAND_CH9_AD7 | ![]() |
|
A15 | PIN_REB_CH9 | D90_NAND_CH9_RE_ N S50_/ | ![]() |
|
A16 | PIN_DQSB_CH10 | D90_NAND_CH10_DQS_N | ![]() |
|
A17 | PIN_AD_CH10[4] | S50_NAND_CH10_AD4 | ![]() |
|
A18 | PIN_REB_CH10 | D90_NAND_CH10_RE_ N S50_/ | ![]() |
|
A19 | PIN_AD_CH11[0] | S50_NAND_CH11_AD0 | ![]() |
|
A20 | PIN_DQSB_CH11 | D90_NAND_CH11_DQS_N | ![]() |
|
A21 | PIN_AD_CH11[6] | S50_NAND_CH11_AD6 | ![]() |
|
A22 | PIN_RE_CH11 | D90_NAND_CH11_RE_ P | ![]() |
|
A23 | PIN_CLE_CH11 | S50_NAND_CH11_CLE | ![]() |
|
A24 | VSS_A24 | GND | ![]() |
Ground |
A25 | VSS_A25 | GND | ![]() |
Ground |
B1 | VSS_B1 | GND | ![]() |
Ground |
B2 | PIN_AD_CH6[6] | S50_NAND_CH6_AD6 | ![]() |
|
B3 | PIN_RE_CH6 | D90_NAND_CH6_RE_ P | ![]() |
|
B4 | PIN_ALE_CH6 | S50_NAND_CH6_ALE | ![]() |
|
B5 | PIN_AD_CH7[0] | S50_NAND_CH7_AD0 | ![]() |
|
B6 | PIN_DQS_CH7 | D90_NAND_CH7_DQS_P | ![]() |
|
B7 | PIN_AD_CH7[6] | S50_NAND_CH7_AD6 | ![]() |
|
B8 | PIN_RE_CH7 | D90_NAND_CH7_RE_ P | ![]() |
|
B9 | PIN_AD_CH8[0] | S50_NAND_CH8_AD0 | ![]() |
|
B10 | PIN_DQSB_CH8 | D90_NAND_CH8_DQS_N | ![]() |
|
B11 | PIN_AD_CH8[6] | S50_NAND_CH8_AD6 | ![]() |
|
B12 | PIN_RE_CH8 | D90_NAND_CH8_RE_ P | ![]() |
|
B13 | PIN_DQSB_CH9 | D90_NAND_CH9_DQS_N | ![]() |
|
B14 | PIN_AD_CH9[6] | S50_NAND_CH9_AD6 | ![]() |
|
B15 | PIN_RE_CH9 | D90_NAND_CH9_RE_ P | ![]() |
|
B16 | PIN_DQS_CH10 | D90_NAND_CH10_DQS_P | ![]() |
|
B17 | PIN_AD_CH10[5] | S50_NAND_CH10_AD5 | ![]() |
|
B18 | PIN_RE_CH10 | D90_NAND_CH10_RE_ P | ![]() |
|
B19 | PIN_AD_CH11[1] | S50_NAND_CH11_AD1 | ![]() |
|
B20 | PIN_DQS_CH11 | D90_NAND_CH11_DQS_P | ![]() |
|
B21 | PIN_AD_CH11[7] | S50_NAND_CH11_AD7 | ![]() |
|
B22 | PIN_REB_CH11 | D90_NAND_CH11_RE_ N S50_/ | ![]() |
|
B23 | VSS_B23 | GND | ![]() |
Ground |
B24 | VSS_B24 | GND | ![]() |
Ground |
B25 | VSS_B25 | GND | ![]() |
Ground |
C1 | PIN_DQSB_CH6 | D90_NAND_CH6_DQS_N | ![]() |
|
C2 | PIN_DQS_CH6 | D90_NAND_CH6_DQS_P | ![]() |
|
C3 | VSS_C3 | GND | ![]() |
Ground |
C4 | PIN_AD_CH6[7] | S50_NAND_CH6_AD7 | ![]() |
|
C5 | PIN_CE0_CH6 | S50_/NAND_CH6_CE0 | ![]() |
|
C6 | VSS_C6 | GND | ![]() |
Ground |
C7 | PIN_AD_CH7[5] | S50_NAND_CH7_AD5 | ![]() |
|
C8 | VSS_C8 | GND | ![]() |
Ground |
C9 | PIN_CE1_CH7 | S50_/NAND_CH7_CE1 | ![]() |
|
C10 | PIN_AD_CH8[4] | S50_NAND_CH8_AD4 | ![]() |
|
C11 | VSS_C11 | GND | ![]() |
Ground |
C12 | PIN_CE1_CH8 | S50_/NAND_CH8_CE1 | ![]() |
|
C13 | PIN_AD_CH9[3] | S50_NAND_CH9_AD3 | ![]() |
|
C14 | VSS_C14 | GND | ![]() |
Ground |
C15 | PIN_CLE_CH9 | S50_NAND_CH9_CLE | ![]() |
|
C16 | PIN_AD_CH10[0] | S50_NAND_CH10_AD0 | ![]() |
|
C17 | VSS_C17 | GND | ![]() |
Ground |
C18 | PIN_CLE_CH10 | S50_NAND_CH10_CLE | ![]() |
|
C19 | PIN_AD_CH11[2] | S50_NAND_CH11_AD2 | ![]() |
|
C20 | PIN_WE_CH11 | NAND_CH11_WE | ![]() |
|
C21 | VSS_C21 | GND | ![]() |
Ground |
C22 | VSS_C22 | GND | ![]() |
Ground |
C23 | VSS_C23 | GND | ![]() |
Ground |
C24 | PIN_RXN_RC1_0 | D85_M2_PCIE_RX0N | ![]() |
|
C25 | PIN_RXP_RC1_0 | D85_M2_PCIE_RX0P | ![]() |
|
D1 | PIN_AD_CH6[3] | S50_NAND_CH6_AD3 | ![]() |
|
D2 | PIN_AD_CH6[2] | S50_NAND_CH6_AD2 | ![]() |
|
D3 | PIN_AD_CH6[5] | S50_NAND_CH6_AD5 | ![]() |
|
D4 | PIN_AD_CH6[4] | S50_NAND_CH6_AD4 | ![]() |
|
D5 | PIN_WE_CH6 | NAND_CH6_WE | ![]() |
|
D6 | PIN_AD_CH7[2] | S50_NAND_CH7_AD2 | ![]() |
|
D7 | PIN_AD_CH7[4] | S50_NAND_CH7_AD4 | ![]() |
|
D8 | PIN_CLE_CH7 | S50_NAND_CH7_CLE | ![]() |
|
D9 | PIN_CE0_CH7 | S50_/NAND_CH7_CE0 | ![]() |
|
D10 | PIN_AD_CH8[3] | S50_NAND_CH8_AD3 | ![]() |
|
D11 | PIN_AD_CH8[5] | S50_NAND_CH8_AD5 | ![]() |
|
D12 | PIN_CE0_CH8 | S50_/NAND_CH8_CE0 | ![]() |
|
D13 | PIN_AD_CH9[2] | S50_NAND_CH9_AD2 | ![]() |
|
D14 | PIN_AD_CH9[5] | S50_NAND_CH9_AD5 | ![]() |
|
D15 | PIN_ALE_CH9 | S50_NAND_CH9_ALE | ![]() |
|
D16 | PIN_AD_CH10[1] | S50_NAND_CH10_AD1 | ![]() |
|
D17 | PIN_AD_CH10[6] | S50_NAND_CH10_AD6 | ![]() |
|
D18 | PIN_ALE_CH10 | S50_NAND_CH10_ALE | ![]() |
|
D19 | PIN_AD_CH11[3] | S50_NAND_CH11_AD3 | ![]() |
|
D20 | VSS_D20 | GND | ![]() |
Ground |
D21 | PIN_TXN_RC1_0 | D85_M2_PCIE_TX0N | ![]() |
|
D22 | PIN_TXP_RC1_0 | D85_M2_PCIE_TX0P | ![]() |
|
D23 | VSS_D23 | GND | ![]() |
Ground |
D24 | VSS_D24 | GND | ![]() |
Ground |
D25 | VSS_D25 | GND | ![]() |
Ground |
E1 | PIN_RE_CH5 | D90_NAND_CH5_RE_ P | ![]() |
|
E2 | PIN_REB_CH5 | D90_NAND_CH5_RE_ N S50_/ | ![]() |
|
E3 | VSS_E3 | GND | ![]() |
Ground |
E4 | PIN_AD_CH6[1] | S50_NAND_CH6_AD1 | ![]() |
|
E5 | PIN_AD_CH6[0] | S50_NAND_CH6_AD0 | ![]() |
|
E6 | PIN_CE1_CH6 | S50_/NAND_CH6_CE1 | ![]() |
|
E7 | PIN_AD_CH7[3] | S50_NAND_CH7_AD3 | ![]() |
|
E8 | PIN_WE_CH7 | NAND_CH7_WE | ![]() |
|
E9 | PIN_ALE_CH7 | S50_NAND_CH9_ALE | ![]() |
|
E10 | PIN_AD_CH8[2] | S50_NAND_CH8_AD2 | ![]() |
|
E11 | PIN_WE_CH8 | NAND_CH8_WE | ![]() |
|
E12 | PIN_ALE_CH8 | S50_NAND_CH8_ALE | ![]() |
|
E13 | PIN_AD_CH9[1] | S50_NAND_CH9_AD1 | ![]() |
|
E14 | PIN_AD_CH9[4] | S50_NAND_CH9_AD4 | ![]() |
|
E15 | PIN_CE0_CH9 | S50_/NAND_CH9_CE0 | ![]() |
|
E16 | PIN_AD_CH10[2] | S50_NAND_CH10_AD2 | ![]() |
|
E17 | PIN_AD_CH10[7] | S50_NAND_CH10_AD7 | ![]() |
|
E18 | PIN_CE0_CH10 | S50_/NAND_CH10_CE0 | ![]() |
|
E19 | PIN_AD_CH11[5] | S50_NAND_CH11_AD5 | ![]() |
|
E20 | PIN_ALE_CH11 | S50_NAND_CH11_ALE | ![]() |
|
E21 | VSS_E21 | GND | ![]() |
Ground |
E22 | VSS_E22 | GND | ![]() |
Ground |
E23 | VSS_E23 | GND | ![]() |
Ground |
E24 | PIN_RXN_RC1_1 | D85_M2_PCIE_RX1N | ![]() |
|
E25 | PIN_RXP_RC1_1 | D85_M2_PCIE_RX1P | ![]() |
|
F1 | PIN_AD_CH5[4] | S50_NAND_CH5_AD4 | ![]() |
|
F2 | PIN_AD_CH5[5] | S50_NAND_CH5_AD5 | ![]() |
|
F3 | PIN_CLE_CH5 | S50_NAND_CH5_CLE | ![]() |
|
F4 | PIN_ALE_CH5 | S50_NAND_CH5_ALE | ![]() |
|
F5 | PIN_CE0_CH5 | S50_/NAND_CH5_CE0 | ![]() |
|
F6 | PIN_CE2_CH6 | ![]() |
||
F7 | PIN_CE3_CH6 | ![]() |
||
F8 | PIN_CE3_CH7 | ![]() |
||
F9 | PIN_CE2_CH7 | ![]() |
||
F10 | VSS_F10 | GND | ![]() |
Ground |
F11 | PIN_CE2_CH8 | ![]() |
||
F12 | PIN_CLE_CH8 | S50_NAND_CH8_CLE | ![]() |
|
F13 | PIN_AD_CH9[0] | S50_NAND_CH9_AD0 | ![]() |
|
F14 | PIN_WE_CH9 | NAND_CH9_WE | ![]() |
|
F15 | PIN_CE1_CH9 | S50_/NAND_CH9_CE1 | ![]() |
|
F16 | PIN_AD_CH10[3] | S50_NAND_CH10_AD3 | ![]() |
|
F17 | PIN_WE_CH10 | NAND_CH10_WE | ![]() |
|
F18 | PIN_CE1_CH10 | S50_/NAND_CH10_CE1 | ![]() |
|
F19 | PIN_AD_CH11[4] | S50_NAND_CH11_AD4 | ![]() |
|
F20 | VSS_F20 | GND | ![]() |
Ground |
F21 | PIN_TXN_RC1_1 | D85_M2_PCIE_TX1N | ![]() |
|
F22 | PIN_TXP_RC1_1 | D85_M2_PCIE_TX1P | ![]() |
|
F23 | VSS_F23 | GND | ![]() |
Ground |
F24 | VSS_F24 | GND | ![]() |
Ground |
F25 | VSS_F25 | GND | ![]() |
Ground |
G1 | PIN_DQS_CH5 | D90_NAND_CH5_DQS_P | ![]() |
|
G2 | PIN_DQSB_CH5 | D90_NAND_CH5_DQS_N | ![]() |
|
G3 | PIN_AD_CH5[6] | S50_NAND_CH5_AD6 | ![]() |
|
G4 | PIN_AD_CH5[7] | S50_NAND_CH5_AD7 | ![]() |
|
G5 | PIN_WE_CH5 | NAND_CH5_WE | ![]() |
|
G6 | PIN_CE1_CH5 | S50_/NAND_CH5_CE1 | ![]() |
|
G7 | VSS_G7 | GND | ![]() |
Ground |
G8 | VSS_G8 | GND | ![]() |
Ground |
G9 | VSS_G9 | GND | ![]() |
Ground |
G10 | VSS_G10 | GND | ![]() |
Ground |
G11 | PIN_CE3_CH8 | ![]() |
||
G12 | VSS_G12 | GND | ![]() |
Ground |
G13 | VSS_G13 | GND | ![]() |
Ground |
G14 | PIN_CE3_CH9 | ![]() |
||
G15 | PIN_CE2_CH9 | ![]() |
||
G16 | VSS_G16 | GND | ![]() |
Ground |
G17 | PIN_CE2_CH10 | ![]() |
||
G18 | PIN_CE3_CH10 | ![]() |
||
G19 | PIN_CE0_CH11 | S50_/NAND_CH11_CE0 | ![]() |
|
G20 | PIN_CE1_CH11 | S50_/NAND_CH11_CE1 | ![]() |
|
G21 | VSS_G21 | GND | ![]() |
Ground |
G22 | VSS_G22 | GND | ![]() |
Ground |
G23 | VSS_G23 | GND | ![]() |
Ground |
G24 | PIN_RXN_RC1_2 | D85_M2_PCIE_RX2N | ![]() |
|
G25 | PIN_RXP_RC1_2 | D85_M2_PCIE_RX2P | ![]() |
|
H1 | PIN_AD_CH5[0] | S50_NAND_CH5_AD0 | ![]() |
|
H2 | PIN_AD_CH5[1] | S50_NAND_CH5_AD1 | ![]() |
|
H3 | VSS_H3 | GND | ![]() |
Ground |
H4 | PIN_AD_CH5[2] | S50_NAND_CH5_AD2 | ![]() |
|
H5 | PIN_AD_CH5[3] | S50_NAND_CH5_AD3 | ![]() |
|
H6 | PIN_CE2_CH5 | ![]() |
||
H7 | PIN_CE3_CH5 | ![]() |
||
H8 | VSS_H8 | GND | ![]() |
Ground |
H9 | VSS_H9 | GND | ![]() |
Ground |
H10 | VSS_H10 | GND | ![]() |
Ground |
H11 | VSS_H11 | GND | ![]() |
Ground |
H12 | VSS_H12 | GND | ![]() |
Ground |
H13 | PIN_VREF_NF[1] | 1.2V_FC_VDDQFIO | ![]() |
|
H14 | VSS_H14 | GND | ![]() |
Ground |
H15 | VSS_H15 | GND | ![]() |
Ground |
H16 | VSS_H16 | GND | ![]() |
Ground |
H17 | VSS_H17 | GND | ![]() |
Ground |
H18 | PIN_CE3_CH11 | ![]() |
||
H19 | PIN_CE2_CH11 | ![]() |
||
H20 | VSS_H20 | GND | ![]() |
Ground |
H21 | PIN_TXN_RC1_2 | D85_M2_PCIE_TX2N | ![]() |
|
H22 | PIN_TXP_RC1_2 | D85_M2_PCIE_TX2P | ![]() |
|
H23 | VSS_H23 | GND | ![]() |
Ground |
H24 | VSS_H24 | GND | ![]() |
Ground |
H25 | VSS_H25 | GND | ![]() |
Ground |
J1 | PIN_REB_CH4 | D90_NAND_CH4_RE_ N S50_/ | ![]() |
|
J2 | PIN_RE_CH4 | D90_NAND_CH4_RE_ P | ![]() |
|
J3 | PIN_CLE_CH4 | S50_NAND_CH4_CLE | ![]() |
|
J4 | PIN_ALE_CH4 | S50_NAND_CH4_ALE | ![]() |
|
J5 | PIN_CE0_CH4 | S50_/NAND_CH4_CE0 | ![]() |
|
J6 | PIN_CE1_CH4 | S50_/NAND_CH4_CE1 | ![]() |
|
J7 | PIN_CE3_CH4 | ![]() |
||
J8 | VSS_J8 | GND | ![]() |
Ground |
J9 | VSS_J9 | GND | ![]() |
Ground |
J10 | VDDOFIO_J10 | 1.2V_FC_VDDQFIO | ![]() |
|
J11 | VDDOFIO_J11 | 1.2V_FC_VDDQFIO | ![]() |
|
J12 | VDDOFIO_J12 | 1.2V_FC_VDDQFIO | ![]() |
|
J13 | VSS_J13 | GND | ![]() |
Ground |
J14 | VDDOFIO_J14 | 1.2V_FC_VDDQFIO | ![]() |
|
J15 | VDDOFIO_J15 | 1.2V_FC_VDDQFIO | ![]() |
|
J16 | VDDOFIO_J16 | 1.2V_FC_VDDQFIO | ![]() |
|
J17 | VSS_J17 | GND | ![]() |
Ground |
J18 | VSS_J18 | GND | ![]() |
Ground |
J19 | VSS_J19 | GND | ![]() |
Ground |
J20 | VSS_J20 | GND | ![]() |
Ground |
J21 | VSS_J21 | GND | ![]() |
Ground |
J22 | VSS_J22 | GND | ![]() |
Ground |
J23 | VSS_J23 | GND | ![]() |
Ground |
J24 | PIN_RXN_RC1_3 | D85_M2_PCIE_RX3N | ![]() |
|
J25 | PIN_RXP_RC1_3 | D85_M2_PCIE_RX3P | ![]() |
|
K1 | PIN_AD_CH4[4] | S50_NAND_CH4_AD4 | ![]() |
|
K2 | PIN_AD_CH4[5] | S50_NAND_CH4_AD5 | ![]() |
|
K3 | VSS_K3 | GND | ![]() |
Ground |
K4 | PIN_AD_CH4[6] | S50_NAND_CH4_AD6 | ![]() |
|
K5 | PIN_AD_CH4[7] | S50_NAND_CH4_AD7 | ![]() |
|
K6 | PIN_WE_CH4 | NAND_CH4_WE | ![]() |
|
K7 | PIN_CE2_CH4 | ![]() |
||
K8 | VSS_K8 | GND | ![]() |
Ground |
K9 | VSS_K9 | GND | ![]() |
Ground |
K10 | VDD_K10 | 0.8V_FC_VDD | ![]() |
|
K11 | VDD_K11 | 0.8V_FC_VDD | ![]() |
|
K12 | VSS_K12 | GND | ![]() |
Ground |
K13 | VSS_K13 | GND | ![]() |
Ground |
K14 | VDD_K14 | 0.8V_FC_VDD | ![]() |
|
K15 | VDD_K15 | 0.8V_FC_VDD | ![]() |
|
K16 | VSS_K16 | GND | ![]() |
Ground |
K17 | VSS_K17 | GND | ![]() |
Ground |
K18 | VSS_K18 | GND | ![]() |
Ground |
K19 | VSS_K19 | GND | ![]() |
Ground |
K20 | VSS_K20 | GND | ![]() |
Ground |
K21 | PIN_TXN_RC1_3 | D85_M2_PCIE_TX3N | ![]() |
|
K22 | PIN_TXP_RC1_3 | D85_M2_PCIE_TX3P | ![]() |
|
K23 | VSS_K23 | GND | ![]() |
Ground |
K24 | VSS_K24 | GND | ![]() |
Ground |
K25 | VSS_K25 | GND | ![]() |
Ground |
L1 | PIN_DQS_CH4 | D90_NAND_CH4_DQS_P | ![]() |
|
L2 | PIN_DQSB_CH4 | D90_NAND_CH4_DQS_N | ![]() |
|
L3 | PIN_AD_CH4[3] | S50_NAND_CH4_AD3 | ![]() |
|
L4 | PIN_AD_CH4[2] | S50_NAND_CH4_AD2 | ![]() |
|
L5 | PIN_AD_CH4[1] | S50_NAND_CH4_AD1 | ![]() |
|
L6 | PIN_AD_CH4[0] | S50_NAND_CH4_AD0 | ![]() |
|
L7 | VSS_L7 | GND | ![]() |
Ground |
L8 | VSS_L8 | GND | ![]() |
Ground |
L9 | VDDOFIO_L9 | 1.2V_FC_VDDQFIO | ![]() |
|
L10 | VSS_L10 | GND | ![]() |
Ground |
L11 | VSS_L11 | GND | ![]() |
Ground |
L12 | VDD_L12 | 0.8V_FC_VDD | ![]() |
|
L13 | VDD_L13 | 0.8V_FC_VDD | ![]() |
|
L14 | VSS_L14 | GND | ![]() |
Ground |
L15 | VSS_L15 | GND | ![]() |
Ground |
L16 | VDD_L16 | 0.8V_FC_VDD | ![]() |
|
L17 | AVDD18_PCIE_L17 | 1.8V_FC_AVDD | ![]() |
|
L18 | VSS_L18 | GND | ![]() |
Ground |
L19 | VSS_L19 | GND | ![]() |
Ground |
L20 | VSS_L20 | GND | ![]() |
Ground |
L21 | VSS_L21 | GND | ![]() |
Ground |
L22 | VSS_L22 | GND | ![]() |
Ground |
L23 | VSS_L23 | GND | ![]() |
Ground |
L24 | PIN_RXN_EP_0 | D85_SOC_PCIE_TX3P | ![]() |
|
L25 | PIN_RXP_EP_0 | D85_SOC_PCIE_TX3N | ![]() |
|
M1 | PIN_REB_CH3 | D90_NAND_CH3_RE_ N S50_/ | ![]() |
|
M2 | PIN_RE_CH3 | D90_NAND_CH3_RE_ P | ![]() |
|
M3 | PIN_CE1_CH3 | S50_/NAND_CH3_CE1 | ![]() |
|
M4 | PIN_CE0_CH3 | S50_/NAND_CH3_CE0 | ![]() |
|
M5 | PIN_ALE_CH3 | S50_NAND_CH3_ALE | ![]() |
|
M6 | PIN_CLE_CH3 | S50_NAND_CH3_CLE | ![]() |
|
M7 | PIN_CE2_CH3 | ![]() |
||
M8 | PIN_CAL_NF | S50_/NAND_WP | ![]() |
|
M9 | VDDOFIO_M9 | 1.2V_FC_VDDQFIO | ![]() |
|
M10 | VDD_M10 | 0.8V_FC_VDD | ![]() |
|
M11 | VDD_M11 | 0.8V_FC_VDD | ![]() |
|
M12 | VSS_M12 | GND | ![]() |
Ground |
M13 | VSS_M13 | GND | ![]() |
Ground |
M14 | VDD_M14 | 0.8V_FC_VDD | ![]() |
|
M15 | VDD_M15 | 0.8V_FC_VDD | ![]() |
|
M16 | VSS_M16 | GND | ![]() |
Ground |
M17 | AVDD18_PCIE_M17 | 1.8V_FC_AVDD | ![]() |
|
M18 | VSS_M18 | GND | ![]() |
Ground |
M19 | VSS_M19 | GND | ![]() |
Ground |
M20 | VSS_M20 | GND | ![]() |
Ground |
M21 | PIN_TXN_EP_0 | D85_SOC_PCIE_RX3P | ![]() |
|
M22 | PIN_TXP_EP_0 | D85_SOC_PCIE_RX3N | ![]() |
|
M23 | VSS_M23 | GND | ![]() |
Ground |
M24 | VSS_M24 | GND | ![]() |
Ground |
M25 | VSS_M25 | GND | ![]() |
Ground |
N1 | PIN_AD_CH3[7] | S50_NAND_CH3_AD7 | ![]() |
|
N2 | PIN_AD_CH3[6] | S50_NAND_CH3_AD6 | ![]() |
|
N3 | VSS_N3 | GND | ![]() |
Ground |
N4 | PIN_AD_CH3[5] | S50_NAND_CH3_AD5 | ![]() |
|
N5 | PIN_AD_CH3[4] | S50_NAND_CH3_AD4 | ![]() |
|
N6 | PIN_WE_CH3 | NAND_CH3_WE | ![]() |
|
N7 | PIN_CE3_CH3 | ![]() |
||
N8 | PIN_VREF_NF[0] | 1.2V_FC_VDDQFIO | ![]() |
|
N9 | VSS_N9 | GND | ![]() |
Ground |
N10 | VSS_N10 | GND | ![]() |
Ground |
N11 | VSS_N11 | GND | ![]() |
Ground |
N12 | VDD_N12 | 0.8V_FC_VDD | ![]() |
|
N13 | VDD_N13 | 0.8V_FC_VDD | ![]() |
|
N14 | VSS_N14 | GND | ![]() |
Ground |
N15 | VSS_N15 | GND | ![]() |
Ground |
N16 | VDD_N16 | 0.8V_FC_VDD | ![]() |
|
N17 | VSS_N17 | GND | ![]() |
Ground |
N18 | VSS_N18 | GND | ![]() |
Ground |
N19 | VSS_N19 | GND | ![]() |
Ground |
N20 | VSS_N20 | GND | ![]() |
Ground |
N21 | VSS_N21 | GND | ![]() |
Ground |
N22 | VSS_N22 | GND | ![]() |
Ground |
N23 | VSS_N23 | GND | ![]() |
Ground |
N24 | PIN_RXN_EP_1 | D85_SOC_PCIE_TX2P | ![]() |
|
N25 | PIN_RXP_EP_1 | D85_SOC_PCIE_TX2N | ![]() |
|
P1 | PIN_DQSB_CH3 | D90_NAND_CH3_DQS_N | ![]() |
|
P2 | PIN_DQS_CH3 | D90_NAND_CH3_DQS_P | ![]() |
|
P3 | PIN_AD_CH3[3] | S50_NAND_CH3_AD3 | ![]() |
|
P4 | PIN_AD_CH3[2] | S50_NAND_CH3_AD2 | ![]() |
|
P5 | PIN_AD_CH3[1] | S50_NAND_CH3_AD1 | ![]() |
|
P6 | PIN_AD_CH3[0] | S50_NAND_CH3_AD0 | ![]() |
|
P7 | VSS_P7 | GND | ![]() |
Ground |
P8 | VSS_P8 | GND | ![]() |
Ground |
P9 | VDDOFIO_P9 | 1.2V_FC_VDDQFIO | ![]() |
|
P10 | VDD_P10 | 0.8V_FC_VDD | ![]() |
|
P11 | VDD_P11 | 0.8V_FC_VDD | ![]() |
|
P12 | VSS_P12 | GND | ![]() |
Ground |
P13 | VSS_P13 | GND | ![]() |
Ground |
P14 | VDD_P14 | 0.8V_FC_VDD | ![]() |
|
P15 | VDD_P15 | 0.8V_FC_VDD | ![]() |
|
P16 | VSS_P16 | GND | ![]() |
Ground |
P17 | AVDD18_PCIE_P17 | 1.8V_FC_AVDD | ![]() |
|
P18 | VSS_P18 | GND | ![]() |
Ground |
P19 | VSS_P19 | GND | ![]() |
Ground |
P20 | VSS_P20 | GND | ![]() |
Ground |
P21 | PIN_TXN_EP_1 | D85_SOC_PCIE_RX2P | ![]() |
|
P22 | PIN_TXP_EP_1 | D85_SOC_PCIE_RX2N | ![]() |
|
P23 | VSS_P23 | GND | ![]() |
Ground |
P24 | VSS_P24 | GND | ![]() |
Ground |
P25 | VSS_P25 | GND | ![]() |
Ground |
R1 | PIN_REB_CH2 | D90_NAND_CH2_RE_ N S50_/ | ![]() |
|
R2 | PIN_RE_CH2 | D90_NAND_CH2_RE_ P | ![]() |
|
R3 | PIN_CE1_CH2 | S50_/NAND_CH2_CE1 | ![]() |
|
R4 | PIN_CE0_CH2 | S50_/NAND_CH2_CE0 | ![]() |
|
R5 | PIN_ALE_CH2 | S50_NAND_CH2_ALE | ![]() |
|
R6 | PIN_CLE_CH2 | S50_NAND_CH2_CLE | ![]() |
|
R7 | PIN_CE2_CH2 | ![]() |
||
R8 | VSS_R8 | GND | ![]() |
Ground |
R9 | VDDOFIO_R9 | 1.2V_FC_VDDQFIO | ![]() |
|
R10 | VSS_R10 | GND | ![]() |
Ground |
R11 | VSS_R11 | GND | ![]() |
Ground |
R12 | VDD_R12 | 0.8V_FC_VDD | ![]() |
|
R13 | VDD_R13 | 0.8V_FC_VDD | ![]() |
|
R14 | VSS_R14 | GND | ![]() |
Ground |
R15 | VSS_R15 | GND | ![]() |
Ground |
R16 | VDD_R16 | 0.8V_FC_VDD | ![]() |
|
R17 | AVDD18_PCIE_R17 | 1.8V_FC_AVDD | ![]() |
|
R18 | VSS_R18 | GND | ![]() |
Ground |
R19 | VSS_R19 | GND | ![]() |
Ground |
R20 | VSS_R20 | GND | ![]() |
Ground |
R21 | VSS_R21 | GND | ![]() |
Ground |
R22 | VSS_R22 | GND | ![]() |
Ground |
R23 | VSS_R23 | GND | ![]() |
Ground |
R24 | PIN_RXN_EP_2 | D85_SOC_PCIE_TX1P | ![]() |
|
R25 | PIN_RXP_EP_2 | D85_SOC_PCIE_TX1N | ![]() |
|
T1 | PIN_AD_CH2[7] | S50_NAND_CH2_AD7 | ![]() |
|
T2 | PIN_AD_CH2[6] | S50_NAND_CH2_AD6 | ![]() |
|
T3 | VSS_T3 | GND | ![]() |
Ground |
T4 | PIN_AD_CH2[5] | S50_NAND_CH2_AD5 | ![]() |
|
T5 | PIN_AD_CH2[4] | S50_NAND_CH2_AD4 | ![]() |
|
T6 | PIN_WE_CH2 | NAND_CH2_WE | ![]() |
|
T7 | PIN_CE3_CH2 | ![]() |
||
T8 | VSS_T8 | GND | ![]() |
Ground |
T9 | VDDOFIO_T9 | 1.2V_FC_VDDQFIO | ![]() |
|
T10 | VDD_T10 | 0.8V_FC_VDD | ![]() |
|
T11 | VDD_T11 | 0.8V_FC_VDD | ![]() |
|
T12 | VSS_T12 | GND | ![]() |
Ground |
T13 | VDDO_MISC | 3.3V_FC_VDDQ_MISC | ![]() |
|
T14 | VDD_T14 | 0.8V_FC_VDD | ![]() |
|
T15 | VDD_T15 | 0.8V_FC_VDD | ![]() |
|
T16 | VSS_T16 | GND | ![]() |
Ground |
T17 | PIN_ISET | GND | ![]() |
Ground |
T18 | VSS_T18 | GND | ![]() |
Ground |
T19 | PIN_PERSTN | PCIE_PERSTN | ![]() |
|
T20 | VSS_T20 | GND | ![]() |
Ground |
T21 | PIN_TXN_EP_2 | D85_SOC_PCIE_RX1P | ![]() |
|
T22 | PIN_TXP_EP_2 | D85_SOC_PCIE_RX1N | ![]() |
|
T23 | VSS_T23 | GND | ![]() |
Ground |
T24 | VSS_T24 | GND | ![]() |
Ground |
T25 | VSS_T25 | GND | ![]() |
Ground |
U1 | PIN_DQSB_CH2 | D90_NAND_CH2_DQS_N | ![]() |
|
U2 | PIN_DQS_CH2 | D90_NAND_CH2_DQS_P | ![]() |
|
U3 | PIN_AD_CH2[3] | S50_NAND_CH2_AD3 | ![]() |
|
U4 | PIN_AD_CH2[2] | S50_NAND_CH2_AD2 | ![]() |
|
U5 | PIN_AD_CH2[1] | S50_NAND_CH2_AD1 | ![]() |
|
U6 | PIN_AD_CH2[0] | S50_NAND_CH2_AD0 | ![]() |
|
U7 | VSS_U7 | GND | ![]() |
Ground |
U8 | VSS_U8 | GND | ![]() |
Ground |
U9 | VSS_U9 | GND | ![]() |
Ground |
U10 | VDDQMIO_U10 | 1.2V_FC_VDDQMIO | ![]() |
|
U11 | VDDQMIO_U11 | 1.2V_FC_VDDQMIO | ![]() |
|
U12 | VDDQMIO_U12 | 1.2V_FC_VDDQMIO | ![]() |
|
U13 | AVDD18_PLLA | 1.8V_FC_AVDD | ![]() |
|
U14 | VSS_U14 | GND | ![]() |
Ground |
U15 | VDDO_MISC_1P8V | 1.8V_FC_AVDD | ![]() |
|
U16 | AVDD18_EFUSE | 1.8V_FC_AVDD | ![]() |
|
U17 | VSS_U17 | GND | ![]() |
Ground |
U18 | AVDD18_ANA | 1.8V_FC_AVDD | ![]() |
|
U19 | PIN_JT0_CLK | ![]() |
||
U20 | VSS_U20 | GND | ![]() |
Ground |
U21 | VSS_U21 | GND | ![]() |
Ground |
U22 | VSS_U22 | GND | ![]() |
Ground |
U23 | VSS_U23 | GND | ![]() |
Ground |
U24 | PIN_RXN_EP_3 | D85_SOC_PCIE_TX0P | ![]() |
|
U25 | PIN_RXP_EP_3 | D85_SOC_PCIE_TX0N | ![]() |
|
V1 | PIN_RE_CH1 | D90_NAND_CH1_RE_ P | ![]() |
|
V2 | PIN_REB_CH1 | D90_NAND_CH1_RE_ N S50_/ | ![]() |
|
V3 | PIN_CE1_CH1 | S50_/NAND_CH2_CE1 | ![]() |
|
V4 | PIN_CE0_CH1 | S50_/NAND_CH2_CE0 | ![]() |
|
V5 | PIN_ALE_CH1 | S50_NAND_CH1_ALE | ![]() |
|
V6 | PIN_CLE_CH1 | S50_NAND_CH1_CLE | ![]() |
|
V7 | VSS_V7 | GND | ![]() |
Ground |
V8 | VSS_V8 | GND | ![]() |
Ground |
V9 | VSS_V9 | GND | ![]() |
Ground |
V10 | VDDQMIO_V10 | 1.2V_FC_VDDQMIO | ![]() |
|
V11 | VDDQMIO_V11 | 1.2V_FC_VDDQMIO | ![]() |
|
V12 | VDDQMIO_V12 | 1.2V_FC_VDDQMIO | ![]() |
|
V13 | PIN_TEST[13] | ![]() |
||
V14 | PIN_TEST[8] | ![]() |
||
V15 | PIN_TEST[5] | ![]() |
||
V16 | PIN_TEST[7] | ![]() |
||
V17 | AVDD18_PLL | 1.8V_FC_AVDD | ![]() |
|
V18 | PIN_TEST[0] | ![]() |
||
V19 | PIN_JT0_TMS | ![]() |
||
V20 | VSS_V20 | GND | ![]() |
Ground |
V21 | PIN_TXN_EP_3 | D85_SOC_PCIE_RX0P | ![]() |
|
V22 | PIN_TXP_EP_3 | D85_SOC_PCIE_RX0N | ![]() |
|
V23 | VSS_V23 | GND | ![]() |
Ground |
V24 | VSS_V24 | GND | ![]() |
Ground |
V25 | VSS_V25 | GND | ![]() |
Ground |
W1 | PIN_AD_CH1[7] | S50_NAND_CH1_AD7 | ![]() |
|
W2 | PIN_AD_CH1[6] | S50_NAND_CH1_AD6 | ![]() |
|
W3 | VSS_W3 | GND | ![]() |
Ground |
W4 | PIN_AD_CH1[5] | S50_NAND_CH1_AD5 | ![]() |
|
W5 | PIN_WE_CH1 | NAND_CH1_WE | ![]() |
|
W6 | PIN_CE2_CH1 | ![]() |
||
W7 | PIN_CE3_CH1 | ![]() |
||
W8 | VSS_W8 | GND | ![]() |
Ground |
W9 | VSS_W9 | GND | ![]() |
Ground |
W10 | VSS_W10 | GND | ![]() |
Ground |
W11 | VSS_W11 | GND | ![]() |
Ground |
W12 | PIN_TEST[15] | ![]() |
||
W13 | PIN_TEST[9] | ![]() |
||
W14 | PIN_TEST[3] | ![]() |
||
W15 | VSS_W15 | GND | ![]() |
Ground |
W16 | PIN_TEST[12] | ![]() |
||
W17 | PIN_TEST[6] | ![]() |
||
W18 | PIN_TEST[1] | ![]() |
||
W19 | PIN_CTS | GND | ![]() |
Ground |
W20 | PIN_RTS | ![]() |
||
W21 | VSS_W21 | GND | ![]() |
Ground |
W22 | VSS_W22 | GND | ![]() |
Ground |
W23 | VSS_W23 | GND | ![]() |
Ground |
W24 | PIN_RXN_RC0 | D85_FC_RX0N | ![]() |
|
W25 | PIN_RXP_RC0 | D85_FC_RX0P | ![]() |
|
Y1 | PIN_DQSB_CH1 | D90_NAND_CH1_DQS_ P | ![]() |
|
Y2 | PIN_DQS_CH1 | D90_NAND_CH1_DQS_ N | ![]() |
|
Y3 | PIN_AD_CH1[4] | S50_NAND_CH1_AD4 | ![]() |
|
Y4 | PIN_AD_CH1[3] | S50_NAND_CH1_AD3 | ![]() |
|
Y5 | PIN_AD_CH1[2] | S50_NAND_CH1_AD2 | ![]() |
|
Y6 | VSS_Y6 | GND | ![]() |
Ground |
Y7 | PIN_WP | S50_/NAND_WP | ![]() |
|
Y8 | VSS_Y8 | GND | ![]() |
Ground |
Y9 | VSS_Y9 | GND | ![]() |
Ground |
Y10 | VSS_Y10 | GND | ![]() |
Ground |
Y11 | VSS_Y11 | GND | ![]() |
Ground |
Y12 | VSS_Y12 | GND | ![]() |
Ground |
Y13 | PIN_TEST[16] | ![]() |
||
Y14 | PIN_TEST[11] | ![]() |
||
Y15 | PIN_TEST[10] | ![]() |
||
Y16 | PIN_TEST[14] | ![]() |
||
Y17 | PIN_TEST[4] | ![]() |
||
Y18 | PIN_TEST[2] | ![]() |
||
Y19 | PIN_GPIO_0 | FC_MANU_MODE_SEL | ![]() |
|
Y20 | VSS_Y20 | GND | ![]() |
Ground |
Y21 | PIN_TXN_RC0 | D85_FC_TX0N | ![]() |
|
Y22 | PIN_TXP_RC0 | D85_FC_TX0P | ![]() |
|
Y23 | VSS_Y23 | GND | ![]() |
Ground |
Y24 | VSS_Y24 | GND | ![]() |
Ground |
Y25 | VSS_Y25 | GND | ![]() |
Ground |
AA1 | PIN_AD_CH1[1] | S50_NAND_CH1_AD1 | ![]() |
|
AA2 | PIN_AD_CH1[0] | S50_NAND_CH1_AD0 | ![]() |
|
AA3 | VSS_AA3 | GND | ![]() |
Ground |
AA4 | PIN_CLE_CH0 | S50_NAND_CH0_CLE | ![]() |
|
AA5 | PIN_CE2_CH0 | ![]() |
||
AA6 | PIN_CE3_CH0 | ![]() |
||
AA7 | VSS_AA7 | GND | ![]() |
Ground |
AA8 | VSS_AA8 | GND | ![]() |
Ground |
AA9 | VSS_AA9 | GND | ![]() |
Ground |
AA10 | VSS_AA10 | GND | ![]() |
Ground |
AA11 | VSS_AA11 | GND | ![]() |
Ground |
AA12 | PIN_VREFSMIO | 1.2V_FC_VDDQMIO | ![]() |
|
AA13 | VSS_AA13 | GND | ![]() |
Ground |
AA14 | PIN_GPIO_7 | ![]() |
||
AA15 | PIN_SOC_V_RST | /FC_RESET | ![]() |
|
AA16 | PIN_GPIO_6 | PCIE_PEDET | ![]() |
|
AA17 | PIN_GPIO_5 | 3.3V_FC_VDDQ_MISC | ![]() |
|
AA18 | PIN_GPIO_4 | 3.3V_FC_VDDQ_MISC | ![]() |
|
AA19 | PIN_GPIO_2 | ![]() |
||
AA20 | PIN_F_CS_N | /FC_SPI_CS | ![]() |
|
AA21 | VSS_AA21 | GND | ![]() |
Ground |
AA22 | VSS_AA22 | GND | ![]() |
Ground |
AA23 | VSS_AA23 | GND | ![]() |
Ground |
AA24 | PIN_REFCLK_P_0 | D100G_FC_PCIE_CLK_P | ![]() |
|
AA25 | PIN_REFCLK_N_0 | D100G_FC_PCIE_CLK_N | ![]() |
|
AB1 | PIN_CE1_CH0 | S50_/NAND_CH2_CE1 | ![]() |
|
AB2 | PIN_CE0_CH0 | S50_/NAND_CH2_CE0 | ![]() |
|
AB3 | PIN_ALE_CH0 | S50_NAND_CH0_ALE | ![]() |
|
AB4 | PIN_AD_CH0[5] | S50_NAND_CH0_AD5 | ![]() |
|
AB5 | PIN_AD_CH0[3] | S50_NAND_CH0_AD3 | ![]() |
|
AB6 | VSS_AB6 | GND | ![]() |
Ground |
AB7 | PIN_M_A[15] | S50_FC_DDR_A15 | ![]() |
|
AB8 | PIN_M_A[11] | S50_FC_DDR_A11 | ![]() |
|
AB9 | PIN_M_A[8] | S50_FC_DDR_A8 | ![]() |
|
AB10 | PIN_M_A[4] | S50_FC_DDR_A4 | ![]() |
|
AB11 | PIN_M_ALERT_N | S50_/FC_DDR_ALERTN | ![]() |
|
AB12 | PIN_DDR_CAL | GND | ![]() |
Ground |
AB13 | PIN_M_ODT[0] | S50_FC_DDR_ODT0 | ![]() |
|
AB14 | PIN_M_CS_N[0] | S50_FC_DDR_CS0N | ![]() |
|
AB15 | PIN_M_D[7] | S50_FC_DDR_D7 | ![]() |
|
AB16 | PIN_M_D[6] | S50_FC_DDR_D6 | ![]() |
|
AB17 | PIN_M_D[2] | S50_FC_DDR_D2 | ![]() |
|
AB18 | PIN_M_D[1] | S50_FC_DDR_D1 | ![]() |
|
AB19 | PIN_M_DM | S50_FC_DDR_DM | ![]() |
|
AB20 | PIN_GPIO_1 | FC_BOOT_CPU_SEL | ![]() |
|
AB21 | PIN_F_Q | SSB_SPIM_MISO | ![]() |
|
AB22 | PIN_JT0_DI | ![]() |
||
AB23 | VSS_AB23 | GND | ![]() |
Ground |
AB24 | VSS_AB24 | GND | ![]() |
Ground |
AB25 | VSS_AB25 | GND | ![]() |
Ground |
AC1 | PIN_REB_CH0 | D90_NAND_CH0_RE_ N S50_/ | ![]() |
|
AC2 | PIN_RE_CH0 | D90_NAND_CH0_RE_P | ![]() |
|
AC3 | VSS_AC3 | GND | ![]() |
Ground |
AC4 | PIN_AD_CH0[4] | S50_NAND_CH0_AD4 | ![]() |
|
AC5 | PIN_AD_CH0[2] | S50_NAND_CH0_AD2 | ![]() |
|
AC6 | VSS_AC6 | GND | ![]() |
Ground |
AC7 | PIN_M_A[14] | S50_FC_DDR_A14 | ![]() |
|
AC8 | VSS_AC8 | GND | ![]() |
Ground |
AC9 | PIN_M_A[7] | S50_FC_DDR_A7 | ![]() |
|
AC10 | PIN_M_A[3] | S50_FC_DDR_A3 | ![]() |
|
AC11 | VSS_AC11 | GND | ![]() |
Ground |
AC12 | PIN_M_PAR | S50_FC_DDR_PAR | ![]() |
|
AC13 | VSS_AC13 | GND | ![]() |
Ground |
AC14 | PIN_M_CS_N[1] | N/C | ![]() |
No Connection |
AC15 | PIN_M_WE_N | S50_FC_DDR_WEN | ![]() |
|
AC16 | VSS_AC16 | GND | ![]() |
Ground |
AC17 | PIN_M_D[3] | S50_FC_DDR_D3 | ![]() |
|
AC18 | VSS_AC18 | GND | ![]() |
Ground |
AC19 | PIN_M_D[0] | S50_FC_DDR_D0 | ![]() |
|
AC20 | PIN_GPIO_3 | ![]() |
||
AC21 | PIN_F_SPI_INT | /FC_SPI_S_INT | ![]() |
|
AC22 | PIN_JT0_TRSTN | ![]() |
||
AC23 | VSS_AC23 | GND | ![]() |
Ground |
AC24 | PIN_XTLOUT | ![]() |
||
AC25 | PIN_XTLIN | S50G_FC_SYSCLK | ![]() |
|
AD1 | VSS_AD1 | GND | ![]() |
Ground |
AD2 | PIN_WE_CH0 | S50_NANO_CH0_WE | ![]() |
|
AD3 | PIN_AD_CH0[7] | S50_NAND_CH0_AD7 | ![]() |
|
AD4 | PIN_DQSB_CH0 | D90_NAND_CH0_DQS_N | ![]() |
|
AD5 | PIN_AD_CH0[0] | S50_NAND_CH0_AD0 | ![]() |
|
AD6 | VSS_AD6 | GND | ![]() |
Ground |
AD7 | PIN_M_A[13] | S50_FC_DDR_A13 | ![]() |
|
AD8 | PIN_M_A[9] | S50_FC_DDR_A9 | ![]() |
|
AD9 | PIN_M_A[6] | S50_FC_DDR_A6 | ![]() |
|
AD10 | PIN_M_A[2] | S50_FC_DDR_A2 | ![]() |
|
AD11 | PIN_M_BA[2] | S50_FC_DDR_BA2 | ![]() |
|
AD12 | PIN_M_BA[0] | S50_FC_DDR_BA0 | ![]() |
|
AD13 | PIN_M_ODT[1] | N/C | ![]() |
No Connection |
AD14 | PIN_M_CKE[0] | S50_FC_DDR_CKE0 | ![]() |
|
AD15 | PIN_M_CAS_N | S50_/FC_DDR_CASN | ![]() |
|
AD16 | PIN_M_CLOCK[0] | D90_FC_DDR_CLOCK0_P | ![]() |
|
AD17 | PIN_M_D[4] | S50_FC_DDR_D4 | ![]() |
|
AD18 | PIN_M_DQS_P[0] | D90_FC_DDR_DQS0_P | ![]() |
|
AD19 | VSS_AD19 | GND | ![]() |
Ground |
AD20 | PIN_RX2 | FC_UART2_RX | ![]() |
|
AD21 | PIN_TX | FC_UART1_TX | ![]() |
|
AD22 | PIN_F_D | SSB_SPIM_MOSI | ![]() |
|
AD23 | PIN_CLK_REQ_N_0 | /FC_CLK_REQ_N | ![]() |
|
AD24 | PIN_ANA_TP | ![]() |
||
AD25 | VSS_AD25 | GND | ![]() |
Ground |
AE1 | VSS_AE1 | GND | ![]() |
Ground |
AE2 | VSS_AE2 | GND | ![]() |
Ground |
AE3 | PIN_AD_CH0[6] | S50_NAND_CH0_AD6 | ![]() |
|
AE4 | PIN_DQS_CH0 | D90_NAND_CH0_DQS_P | ![]() |
|
AE5 | PIN_AD_CH0[1] | S50_NAND_CH0_AD1 | ![]() |
|
AE6 | VSS_AE6 | GND | ![]() |
Ground |
AE7 | PIN_M_A[12] | S50_FC_DDR_A12 | ![]() |
|
AE8 | PIN_M_A[10] | S50_FC_DDR_A10 | ![]() |
|
AE9 | PIN_M_A[5] | S50_FC_DDR_A5 | ![]() |
|
AE10 | PIN_M_A[1] | S50_FC_DDR_A1 | ![]() |
|
AE11 | PIN_M_A[0] | S50_FC_DDR_A0 | ![]() |
|
AE12 | PIN_M_BA[1] | S50_FC_DDR_BA1 | ![]() |
|
AE13 | PIN_M_RST_N | NS50_/FC_DDR_RSTN | ![]() |
|
AE14 | PIN_M_CKE[1] | GND | ![]() |
Ground |
AE15 | PIN_M_RAS_N | S50_/FC_DDR_RASN | ![]() |
|
AE16 | PIN_M_CLOCK_N[0] | D90_FC_DDR_CLOCK0_N | ![]() |
|
AE17 | PIN_M_D[5] | S50_FC_DDR_D5 | ![]() |
|
AE18 | PIN_M_DQS_N[0] | D90_FC_DDR_DQS0_N | ![]() |
|
AE19 | VSS_AE19 | GND | ![]() |
Ground |
AE20 | PIN_TX2 | FC_UART2_TX | ![]() |
|
AE21 | PIN_RX | FC_UART1_RX | ![]() |
|
AE22 | PIN_F_CLK | SSB_SPIM_CLK | ![]() |
|
AE23 | PIN_JT0_DO | ![]() |
||
AE24 | VSS_AE24 | GND | ![]() |
Ground |
AE25 | VSS_AE25 | GND | ![]() |
Ground |
Pictures
Sources
https://www.flickr.com/photos/130561288@N04/albums/72157718290760702