CXD90061GG: Difference between revisions

From PS5 Developer wiki
Jump to navigation Jump to search
No edit summary
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
[[File:CXD90061GG.png|thumb|SIE CXD90061GG]]
EMC/EAP Chip (with SysCon bundled?)
EMC/EAP Chip (with SysCon bundled?)


* Credit to dan2wik for the third , fourth and fifth picture
* Credit to dan2wik for the third , fourth and fifth picture
 
* Mediatek 3613 Chip
= Pictures =
* Codename Salina
 
[[File:CXD90061GG.png]]
[[File:CXD90061GG_Proto.png]]
[[File:Image.png]]
[[File:Image2.png]]
[[File:Image3.png]]


= Pinout =
= Pinout =
Line 67: Line 62:
|1.15V_SS_PG3_SATA1
|1.15V_SS_PG3_SATA1
|
|
|
|Sata1 PHY supply
|-
|-
|A10
|A10
Line 79: Line 74:
|3.3V_SS_SATA_PG3
|3.3V_SS_SATA_PG3
|
|
|
|Sata1 Core supply
|-
|-
|A13
|A13
Line 85: Line 80:
|D90_SSB_USB2_DPLS
|D90_SSB_USB2_DPLS
|
|
|
|USB 2.0 Port2 D+
|-
|-
|A15
|A15
Line 91: Line 86:
|/FC_CLK_REQ_N
|/FC_CLK_REQ_N
|
|
|
|Flash Controller clock request
|-
|-
|A16
|A16
Line 121: Line 116:
|3.3V_SS_PG1_XTAL
|3.3V_SS_PG1_XTAL
|
|
|
|Supply for PLL for EMC
|-
|-
|B3
|B3
Line 181: Line 176:
|D90_SSB_USB2_DMNS
|D90_SSB_USB2_DMNS
|
|
|
|USB 2.0 Port2 D-
|-
|-
|B14
|B14
Line 187: Line 182:
|N/C (?)
|N/C (?)
|
|
|Test point only (?)
|Test point only (?) USB Port2 overcurrent det.
|-
|-
|B15
|B15
Line 193: Line 188:
|/SSB_WIFI_CLKREQ
|/SSB_WIFI_CLKREQ
|
|
|
|Wifi PCI-e clock request
|-
|-
|B16
|B16
Line 205: Line 200:
|SSB_GPI
|SSB_GPI
|
|
|
|Interrupt for optional external ethernet PHY
|-
|-
|B18
|B18
Line 229: Line 224:
|1.8V_SS_PG1_CLK
|1.8V_SS_PG1_CLK
|
|
|
|Supply for 27MHz clock gen for Flava
|-
|-
|C4
|C4
Line 295: Line 290:
|SSB_USB2_POWEREN
|SSB_USB2_POWEREN
|
|
|
|USB Port 2 power enable signal
|-
|-
|C15
|C15
Line 307: Line 302:
|PSW_PDC
|PSW_PDC
|
|
|
|USB C PD controller power enable signal (remapped)
|-
|-
|C17
|C17
Line 313: Line 308:
|/HDMI_RESET
|/HDMI_RESET
|
|
|
|Flava reset signal
|-
|-
|C18
|C18
|GPIOC_1
|GPIOC_1
|PSW_MSOC_PGA2
|CL5127
|
|
|
|Test pad only.
|-
|-
|D1
|D1
Line 334: Line 329:
|-
|-
|D3
|D3
|AVDD33_XTAL
|CK27M_HDMI
|3.3V_SS_PG1_XTAL
|S50G_HDMI_SYSCLK
|
|
|
|27MHz clock for Flava
|-
|-
|D4
|D4
Line 355: Line 350:
|NC (?)
|NC (?)
|
|
|Test point only (?)
|Test point only (?)  
|-
|-
|D7
|D7
Line 397: Line 392:
|3.3V_SS_SUSB_PG3
|3.3V_SS_SUSB_PG3
|
|
|
|Supply for the USB Port 2 PHY and core
|-
|-
|D14
|D14
Line 427: Line 422:
|THERMISTOR_3
|THERMISTOR_3
|[[File:IC-Pin-in.png|frameless]]
|[[File:IC-Pin-in.png|frameless]]
|
|Signal for Thermistor located near SSD PMIC
|-
|-
|E1
|E1
Line 433: Line 428:
|3.3V_SS_PG1_XTAL
|3.3V_SS_PG1_XTAL
|
|
|
|Supply for 25MHz oscillator driver
|-
|-
|E2
|E2
Line 439: Line 434:
|3.3V_SS_PG2
|3.3V_SS_PG2
|
|
|
|Supply for the General purpose PLL cluster
|-
|-
|E3
|E3
Line 505: Line 500:
|THERMISTOR_1
|THERMISTOR_1
|
|
|
|Signal for Thermistor located between PSU spike and APU
|-
|-
|E17
|E17
Line 511: Line 506:
|THERMISTOR_2
|THERMISTOR_2
|
|
|
|Signal for Thermistor located on LED Board
|-
|-
|F3
|F3
Line 517: Line 512:
|D85_FC_TX0P
|D85_FC_TX0P
|
|
|
|PCI-e Gen3 RX+ from flash controller.
|-
|-
|F4
|F4
Line 523: Line 518:
|D85_FC_TX0N
|D85_FC_TX0N
|
|
|
|PCI-e Gen3 RX- from flash controller.
|-
|-
|F5
|F5
Line 559: Line 554:
|FAN_PWM_1
|FAN_PWM_1
|
|
|
|Fan speed PWM signal
|-
|-
|F14
|F14
Line 583: Line 578:
|GND
|GND
|[[File:IC-Pin-in.png|frameless]]
|[[File:IC-Pin-in.png|frameless]]
|Ground
|ADC Ground reference
|-
|-
|F18
|F18
Line 589: Line 584:
|3.3V_SS_PG1_XTAL
|3.3V_SS_PG1_XTAL
|
|
|
|ADC Supply reference
|-
|-
|G1
|G1
Line 595: Line 590:
|D85_FC_RX0P
|D85_FC_RX0P
|
|
|
|PCI-e Gen3 TX+ to flash controller.
|-
|-
|G2
|G2
Line 601: Line 596:
|D85_FC_RX0N
|D85_FC_RX0N
|
|
|
|PCI-e Gen3 TX- to flash controller.
|-
|-
|G3
|G3
Line 619: Line 614:
|1.15V_SS_PG2
|1.15V_SS_PG2
|
|
|
|Supply for PCI-e Gen 3 RX PHY
|-
|-
|G6
|G6
Line 625: Line 620:
|1.15V_SS_PG2
|1.15V_SS_PG2
|
|
|
|Supply for PCI-e Gen 3 TX PHY
|-
|-
|G7
|G7
Line 661: Line 656:
|BUZZER_PWM
|BUZZER_PWM
|
|
|
|Buzzer signal output
|-
|-
|G13
|G13
Line 673: Line 668:
|D100G_WIFI_PCIE_CLK_P
|D100G_WIFI_PCIE_CLK_P
|
|
|
|PCI-e Clock+ to wifi with Spread Spectrum Clocking.
|-
|-
|G15
|G15
Line 679: Line 674:
|D100G_WIFI_PCIE_CLK_N
|D100G_WIFI_PCIE_CLK_N
|
|
|
|PCI-e Clock- to wifi with Spread Spectrum Clocking.
|-
|-
|G16
|G16
Line 691: Line 686:
|D85_WIFI_RX0P
|D85_WIFI_RX0P
|
|
|
|PCI-e gen1 RX+ from Wifi module.
|-
|-
|G18
|G18
Line 697: Line 692:
|D85_WIFI_RX0N
|D85_WIFI_RX0N
|
|
|
|PCI-e gen1 RX- from Wifi module.
|-
|-
|H3
|H3
Line 703: Line 698:
|D100G_M2_PCIE_CLK_P
|D100G_M2_PCIE_CLK_P
|
|
|
|PCI-e Clock+ to M.2 slot
|-
|-
|H4
|H4
Line 709: Line 704:
|D100G_M2_PCIE_CLK_N
|D100G_M2_PCIE_CLK_N
|
|
|
|PCI-e Clock- to M.2 slot
|-
|-
|H5
|H5
Line 751: Line 746:
|3.3V_SS_PG2
|3.3V_SS_PG2
|
|
|
|Supply for PCI-e G1 clock PHYs and core
|-
|-
|H14
|H14
Line 757: Line 752:
|1.15V_SS_PG2
|1.15V_SS_PG2
|
|
|
|Supply for PCI-e G1 RX/TX PHYs
|-
|-
|H15
|H15
Line 1,029: Line 1,024:
|Ground
|Ground
|-
|-
|L14
|GPIOA_44
|DISC_CHUCK
|
|
|-
|L15
|GPIOA_54
|BD_GEN1
|
|
|-
|L16
|GPIOA_47
|MC_ALIVE
|
|
|-
|L17
|GPIOA_1
|SSB_BOOT_STRAP_1
|
|
|-
|M1
|AVDD11_CKM
|1.15V_SS_PG
|
|
|-
|M2
|VSS_M2
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|M3
|SPIS_MISO/SPIM_MOSI/GPIOA_5
|SSB_SPIM_MOS
|
|
|-
|M4
|SPIS_CS/SPIM_CS/GPIOA_7
|/FC_SPI_CS
|
|
|-
|M5
|RTC_XI
|
|
|Goes to 32.768kH crystal oscillator
|-
|M6
|RTC_XO
|
|
|Goes to 32.768kH crystal oscillator
|-
|M7
|SWD_SWDIO
|N/C
|
|Test point only (?)
|-
|M8
|VSS_M8
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|M9
|GPIOA_21
|PSW_MSOC_PGB
|
|
|-
|M10
|VSS_M10
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|M11
|I2C3_SDA/GPIOA_58
|SOC_I2C_SDA
|
|
|-
|M12
|USB1_OVERC
|
|
|Test point only (?)
|-
|M13
|GPIOA_38
|/FC_SPI_S_INT
|
|
|-
|M14
|GPIOA_52
|/SOC_ALERT
|
|SoC thermal trip (over heating)
|-
|M15
|GPIOA_53
|/AC_POW_FAIL
|
|
|-
|M16
|GPIOA_55
|/EJECT_BTN
|
|
|-
|M17
|GPIOA_56
|/HDMI_IRQ
|
|HDMI Interrupt
|-
|M18
|GPIOA_45
|DISC_OUT8_SW
|
|
|-
|N3
|SPIS_MOSI/SPIM_MISO/GPIOA_4
|SSB_SPIM_MISO
|
|
|-
|N4
|SPIS_CLK/SPIM_CLK/GPIOA_6
|SSB_SPIM_CLK
|
|
|-
|N5
|GPIOD_1
|
|
|Test point only (?)
|-
|N6
|SWD_SWCLK
|
|
|Test point only (?)
|-
|N7
|SWV_SWO
|
|
|Test point only (?)
|-
|N8
|GPIOA_17
|PSW_BD
|
|
|-
|N9
|I2C4_SDA/GPIOA_60
|GP_I2C_SDA
|
|
|-
|N10
|I2C4_SCL/GPIOA_61
|GP_I2C_SCL
|
|
|-
|N11
|I2C3_SCL/GPIOA_59
|SOC_I2C_SCL
|
|
|-
|N12
|USB1_POWER_EN
|
|
|Test point only (?)
|-
|N13
|GPIOA_23
|
|
|Test point only (?)
|-
|N14
|GPIOA_48
|/USB_SUS_OC
|
|
|-
|N15
|GPIOA_51
|/SOC_THERMTRIP
|
|
|-
|N16
|GPIOA_50
|/BD_DETECT
|
|
|-
|N17
|GPIOA_39
|WM_WOBT
|
|
|-
|N18
|GPIOA_43
|DCDC_PGOOD
|
|
|-
|P1
|DVCCIO_GROUP_D
|3.3V_SS_PG1
|
|
|-
|P2
|SPIS_INT/GPIOA_8
|/FLOYD_SPI_CS
|
|
|-
|P3
|GPIOD_4
|
|
|Test point only (?)
|-
|P4
|GPIOD_0
|SOC_SYNCFLOOD
|
|
|-
|P5
|GPIOD_6
|
|
|Test point only (?)
|-
|P6
|GPIOD_2
|
|
|Test point only (?)
|-
|P7
|GPIOD_10
|
|
|Test point only (?)
|-
|P8
|GPIOA_18
|
|
|Test point only (?)
|-
|P9
|VSS_P9
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|P11
|AVDD33_USB_10
|3.3V_SS_SUSB_PG3
|
|
|Supply for the USB Port 0/1 Core and PHY
|-
|P12
|USB0_POWER_EN
|PSW_MSOC_PGA3
|
|
|
|
|-
|P13
|GPIOA_28
|/WM_PERST
|
|
|
|
|-
|-
|P14
|GPIOA_25
|VDDCR_SOC_VSEL2
|
|
|
|-
|P15
|GPIOA_49
|/DEVIF_DET
|
|
|
|
|-
|P16
|UART1_RX/GPIOA_3
|SSB_UART2_RX
|
|
|
|
|-
|-
|P17
|UART1_TX/GPIOA_2
|SSB_UART2_TX
|
|
|
|
|-
|R1
|GPIOD_9
|
|
|
|
|Test point only (?)
|-
|R2
|GPIOD_12
|
|
|
|Test point only (?)
|-
|-
|R3
|GPIOD_8
|
|
|
|Test point only (?)
|-
|R4
|GPIOD_5
|
|
|
|
|Test point only (?)
|-
|R5
|GPIOD_3
|
|
|
|
|Test point only (?)
|-
|-
|R6
|GPIOD_7
|
|
|
|
|Test point only (?)
|-
|R7
|GPIOA_15
|PSW_HDMI_5V
|
|
|
|-
|R8
|VSS_R8
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|R9
|AVDD11_SATA_0
|1.15V_SS_PG3_SATA0
|
|
|
|
|-
|-
|R10
|AVDD33_SATA_0
|3.3V_SS_SATA_PG3
|
|
|
|-
|R11
|VSS_R11
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|R12
|USB0_OVERC
|
|
|Test point only (?)
|-
|R13
|GPIOA_35
|/BD_P_OFF_REQ
|
|
|-
|R14
|GPIOA_37
|PSW_M2
|
|
|-
|R15
|GPIOA_31
|FC_BOOT_CPU_SEL
|
|
|-
|R16
|ATEST
|
|
|Test point only (?)
|-
|R17
|UART0_RX
|SSB_UART0_RX
|
|
|-
|R18
|UART0_TX
|SSB_UART0_TX
|
|
|-
|T1
|GPIOD_13
|SSB_GPO0
|
|
|-
|T2
|GPIOD_11
|
|
|Test point only (?)
|-
|T3
|I2C0_SDA/GPIOD_14
|SOC_USBC_I2C_SDA
|
|
|-
|T4
|GPIOA_12
|
|
|Test point only (?)
|-
|T5
|GPIOA_13
|PSW_MDCDC
|
|
|-
|T6
|GPIOA_16
|PSW_SSB_1
|
|
|-
|T7
|GPIOA_19
|PSW_USB
|
|
|-
|T8
|SATA_0_RXP
|
|
|
|
|Test point only (?)
|-
|T9
|VSS_T9
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|T10
|VSS_T10
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|T11
|USB_0_DM
|
|
|
|
|Test point only (?)
|-
|T12
|VSS_T12
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|-
|T13
|GPIOA_26
|/FLOYD_RST
|
|
|
|-
|T14
|GPIOA_30
|FC_MANU_MODE_SEL
|
|
|
|
|-
|T15
|GPIOA_32
|SOC_PWROK_S5
|
|
|
|
|-
|-
|T16
|GPIOA_29
|/FC_RESET
|
|
|
|
|-
|T17
|TESTMODE
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|T18
|RESET
|/SSB_RESET
|
|
|
|-
|U1
|VSS_U10
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|U2
|I2C0_SCL/GPIOD_15
|SOC_USBC_I2C_SCL
|
|
|
|
|-
|-
|U3
|I2C1_SDA/GPIOD_16
|SSB_USB_I2C_SDA
|
|
|
|-
|U4
|GPIOA_9
|
|
|
|
|Test point only (?)
|-
|U5
|GPIOA_11
|
|
|
|
|Test point only (?)
|-
|-
|U6
|GPIOA_14
|PSW_HDMI_MAIN
|
|
|
|
|-
|U7
|VSS_U7
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|U8
|SATA_0_RXN
|
|
|
|
|Test point only (?)
|-
|U9
|SATA_0_TXN
|
|
|
|Test point only (?)
|-
|-
|U10
|VSS_U10
|GND
|[[File:IC-Pin-in.png|frameless]]
|Ground
|-
|U11
|USB_0_DP
|
|
|
|Test point only (?)
|-
|U12
|USB_1_DM
|
|
|
|
|Test point only (?)
|-
|U13
|GPIOA_24
|VDDCR_SOC_VSEL1
|
|
|
|
|-
|-
|U14
|GPIOA_33
|SOC_PWROK
|
|
|test
|
|
|-
|U15
|GPIOA_34
|/SOC_RESET
|
|
|
|
|-
|-
|U16
|GPIOA_27
|/WM_HW_RESET
|
|
|
|
|-
|U17
|GPIOA_40
|/VDDNB_VRM_POWFAIL
|
|
|
|-
|U18
|NC_U18
|N/C
|[[File:Pin-nc.png|frameless]]
|Not connected
|-
|V1
|NC_V1
|N/C
|[[File:Pin-nc.png|frameless]]
|Not connected
|-
|V2
|NC_V2
|N/C
|[[File:Pin-nc.png|frameless]]
|Not connected
|-
|V3
|I2C1_SCL/GPIOD_17
|SSB_USB_I2C_SCL
|
|
|
|
|-
|-
|V4
|GPIOA_10
|
|
|
|Test point only (?)
|-
|V6
|GPIOA_20
|PSW_MSOC_PGA
|
|
|
|
|-
|V7
|GPIOA_22
|PSW_MSOC_PGC
|
|
|
|
|-
|-
|V9
|SATA_0_TXP
|
|
|
|Test point only (?)
|-
|V10
|DVCCIO_GROUP_C0
|3.3V_SS_PG1
|
|
|
|
|-
|V12
|USB_1_DP
|
|
|
|
|Test point only (?)
|-
|-
|V13
|DVCCIO_GROUP_A1
|3.3V_SS_PG1
|
|
|
|
|-
|V15
|GPIOA_36
|/BD_EJECT
|
|
|
|
|-
|V16
|GPIOA_41
|/VDD_VRM_POW_FAIL
|
|
|
|-
|V17
|NC_V17
|N/C
|[[File:Pin-nc.png|frameless]]
|Not connected
|-
|V18
|NC_V18
|N/C
|[[File:Pin-nc.png|frameless]]
|Not connected
|}
|}
= Pictures =
[[File:CXD90061GG.png|253x253px]]
[[File:CXD90061GG_Proto.png|452x452px]]
[[File:Image.png|frameless|252x252px]]
[[File:Image2.png|254x254px]]
[[File:Image3.png|269x269px]]

Latest revision as of 00:06, 13 December 2024

SIE CXD90061GG

EMC/EAP Chip (with SysCon bundled?)

  • Credit to dan2wik for the third , fourth and fifth picture
  • Mediatek 3613 Chip
  • Codename Salina

Pinout[edit | edit source]

CXD90061GG Pin Out (WIP*)
Pad Internal External Type Description
A1 NC_A1 N/C Pin-nc.png Not connected
A2 NC_A2 N/C Pin-nc.png Not connected
A3 VSS_A3 GND IC-Pin-in.png Ground
A4 CK25M_FLC S50G_FC_SYSCLK Flash Controller SYS CLOCK
A5 VSS_A5 GND IC-Pin-in.png Ground
A6 TXVN_A_P0 D100_SSB_GE_MDIN0 Connected to ethernet magnetics transformer
A8 TXVN_D_P0 D100_SSB_GE_MDIP0 Connected to ethernet magnetics transformer
A9 AVDD11_SATA_1 1.15V_SS_PG3_SATA1 Sata1 PHY supply
A10 SATA_1_TXP D100_SSB_SATA1_TXP
A12 AVDD33_SATA_1 3.3V_SS_SATA_PG3 Sata1 Core supply
A13 USB_2_DP D90_SSB_USB2_DPLS USB 2.0 Port2 D+
A15 CLKREQN_G3 /FC_CLK_REQ_N Flash Controller clock request
A16 I2C2_SDA/GPIOC_2 HDMI_I2C_SDA
A17 NC_A17 N/C Pin-nc.png Not connected
A18 NC_A18 N/C Pin-nc.png Not connected
B1 NC_B1 N/C Pin-nc.png Not connected
B2 AVDD33_PLL_EMC 3.3V_SS_PG1_XTAL Supply for PLL for EMC
B3 VSS_B3 GND IC-Pin-in.png Ground
B4 AVDD18_CKSE 1.8V_SS_PG1_CLK
B5 AVDD33_COM 3.3V_SS_GBE_PG3
B6 TXVP_A_P0 D100_SSB_GE_MDIP0 Connected to ethernet magnetics transformer
B8 TXVP_D_P0 D100_SSB_GE_MDIP3 Connected to ethernet magnetics transformer
B9 VSS_B9 GND IC-Pin-in.png Ground
B10 SATA_1_TXN D100_SSB_SATA1_TXN Connected to ethernet magnetics transformer
B11 SATA_1_RXN D100_SSB_SATA1_RXN Connected to ethernet magnetics transformer
B12 VSS_B12 GND IC-Pin-in.png Ground
B13 USB_2_DM D90_SSB_USB2_DMNS USB 2.0 Port2 D-
B14 USB2_OVERC N/C (?) Test point only (?) USB Port2 overcurrent det.
B15 CLKREQN_G1 /SSB_WIFI_CLKREQ Wifi PCI-e clock request
B16 I2C2_SCL/GPIOC_3 HDMI_I2C_SCL
B17 EXT_GPHY_INT SSB_GPI Interrupt for optional external ethernet PHY
B18 NC_B18 N/C Pin-nc.png Not connected
C1 XTALO Connected to 25Mhz crystal oscillator
C2 VSS_C2 GND IC-Pin-in.png Ground
C3 AVDD18_CK27M 1.8V_SS_PG1_CLK Supply for 27MHz clock gen for Flava
C4 VSS_C4 GND IC-Pin-in.png Ground
C5 REXT 24K 1% Resistor to ground
C6 VSS_C6 GND IC-Pin-in.png Ground
C7 TXVN_B_P0 D100_SSB_GE_MDIN1 Connected to ethernet magnetics transformer
C8 TXVN_C_P0 D100_SSB_GE_MDIN2 Connected to ethernet magnetics transformer
C9 VSS_C9 GND IC-Pin-in.png Ground
C10 VSS_C10 GND IC-Pin-in.png Ground
C11 SATA_1_RXP D100_SSB_SATA1_RXP Connected to ethernet magnetics transformer
C12 VSS_C12 GND IC-Pin-in.png Ground
C13 VSS_C13 GND IC-Pin-in.png Ground
C14 USB2_POWER_EN SSB_USB2_POWEREN USB Port 2 power enable signal
C15 DVCCIO_GROUP_C1 3.3V_SS_PG1
C16 EXT_GPHY_RESET PSW_PDC USB C PD controller power enable signal (remapped)
C17 GPIOC_0 /HDMI_RESET Flava reset signal
C18 GPIOC_1 CL5127 Test pad only.
D1 TXVN_D_P0 D100_SSB_GE_MDIN3 Connected to ethernet magnetics transformer
D2 VSS_D2 GND IC-Pin-in.png Ground
D3 CK27M_HDMI S50G_HDMI_SYSCLK 27MHz clock for Flava
D4 VSS_D4 GND IC-Pin-in.png Ground
D5 VSS_D5 GND IC-Pin-in.png Ground
D6 HSDACN NC (?) Test point only (?)
D7 TXVP_B_P0 D100_SSB_GE_MDIP1 Connected to ethernet magnetics transformer
D8 TXVP_C_P0 D100_SSB_GE_MDIP2 Connected to ethernet magnetics transformer
D9 VSS_D9 GND IC-Pin-in.png Ground
D10 TXVN_D_P0 D100_SSB_GE_MDIN3 Connected to ethernet magnetics transformer
D11 VSS_D11 GND IC-Pin-in.png Ground
D12 PWM_5/GPIOC_17 LED_PWM_AMBER Rest mode LED PWM Signal
D13 AVDD33_USB_2 3.3V_SS_SUSB_PG3 Supply for the USB Port 2 PHY and core
D14 DBG2 NC (?)
D15 FSOURCE0 GND IC-Pin-in.png Ground
D16 AUXADC2 /AC_IN_DET IC-Pin-in.png AC Power cord in detection
D17 AUXADC5 /POWER_BTN Turns console on when grounded
D18 AUXADC1 THERMISTOR_3 IC-Pin-in.png Signal for Thermistor located near SSD PMIC
E1 AVDD33_XTAL 3.3V_SS_PG1_XTAL Supply for 25MHz oscillator driver
E2 AVDD33_PLLGP 3.3V_SS_PG2 Supply for the General purpose PLL cluster
E3 VSS_E3 GND IC-Pin-in.png Ground
E4 VSS_E4 GND IC-Pin-in.png Ground
E5 VSS_E5 GND IC-Pin-in.png Ground
E6 HSDACP N/C (?) Test point only (?)
E7 VSS_E7 GND IC-Pin-in.png Ground
E8 AVDD33_LD_P0_E8 3.3V_SS_GBE_PG3
E10 AVDD33_CKSE 3.3V_SS_PG2_CLK
E12 PWM_3/GPIOC_15 LED_PWM_BLUE Blue LED PWM Signal
E13 DBG0 N/C (?) Not connected (?)
E14 DBG1 N/C (?) Not connected (?)
E16 AUXADC3 THERMISTOR_1 Signal for Thermistor located between PSU spike and APU
E17 AUXADC4 THERMISTOR_2 Signal for Thermistor located on LED Board
F3 PCIE_LN0_RXP_G3 D85_FC_TX0P PCI-e Gen3 RX+ from flash controller.
F4 PCIE_LN0_RXN_G3 D85_FC_TX0N PCI-e Gen3 RX- from flash controller.
F5 VSS_F5 GND IC-Pin-in.png Ground
F6 VSS_F6 GND IC-Pin-in.png Ground
F8 AVDD33_LD_P0_F8 3.3V_SS_GBE_PG3
F10 VSS_F10 GND IC-Pin-in.png Ground
F11 PWM_4/GPIOC_16 LED_PWM_WHITE White LED PWM Signal
F12 PWM_0/GPIOC_12 FAN_PWM_1 Fan speed PWM signal
F14 VSS_F14 GND IC-Pin-in.png Ground
F15 VSS_F15 GND IC-Pin-in.png Ground
F16 AUXADC0 BD_GEN0
F17 AVSS_AUXADC GND IC-Pin-in.png ADC Ground reference
F18 AVDD33_AUXADC 3.3V_SS_PG1_XTAL ADC Supply reference
G1 PCIE_LN0_TXP_G3 D85_FC_RX0P PCI-e Gen3 TX+ to flash controller.
G2 PCIE_LN0_TXN_G3 D85_FC_RX0N PCI-e Gen3 TX- to flash controller.
G3 VSS_G3 GND IC-Pin-in.png Ground
G4 VSS_G4 GND IC-Pin-in.png Ground
G5 AVDD11_RX_PCIE_G3 1.15V_SS_PG2 Supply for PCI-e Gen 3 RX PHY
G6 AVDD11_PCIE_G3 1.15V_SS_PG2 Supply for PCI-e Gen 3 TX PHY
G7 VSS_G7 GND IC-Pin-in.png Ground
G8 VSS_G8 GND IC-Pin-in.png Ground
G9 VCCK_G9 1.15V_SS_PG1
G10 VSS_G10 GND IC-Pin-in.png Ground
G11 PWM_1/GPIOC_13 N/C (?) Test point only (?)
G12 PWM_2/GPIOC_14 BUZZER_PWM Buzzer signal output
G13 VSS_G13 GND IC-Pin-in.png Ground
G14 PCIE_CKP_G1 D100G_WIFI_PCIE_CLK_P PCI-e Clock+ to wifi with Spread Spectrum Clocking.
G15 PCIE_CKN_G1 D100G_WIFI_PCIE_CLK_N PCI-e Clock- to wifi with Spread Spectrum Clocking.
G16 VSS_G16 GND IC-Pin-in.png Ground
G17 PCIE_LN0_RXP_G1 D85_WIFI_RX0P PCI-e gen1 RX+ from Wifi module.
G18 PCIE_LN0_RXN_G1 D85_WIFI_RX0N PCI-e gen1 RX- from Wifi module.
H3 CKM_PCIEG4_CKP2 D100G_M2_PCIE_CLK_P PCI-e Clock+ to M.2 slot
H4 CKM_PCIEG4_CKN2 D100G_M2_PCIE_CLK_N PCI-e Clock- to M.2 slot
H5 VSS_H5 GND IC-Pin-in.png Ground
H6 VSS_H6 GND IC-Pin-in.png Ground
H8 VCCK_H8 1.15V_SS_PG1
H9 VCCK_H9 1.15V_SS_PG1
H10 VCCK_H10 1.15V_SS_PG1
H11 VCCK_H11 1.15V_SS_PG1
H13 AVDD33_PCIE_G1 3.3V_SS_PG2 Supply for PCI-e G1 clock PHYs and core
H14 AVDD11_PCIE_G1 1.15V_SS_PG2 Supply for PCI-e G1 RX/TX PHYs
H15 VSS_H15 GND IC-Pin-in.png Ground
H16 PCIE_LN0_TXN_G1 D85_WIFI_TX0N
H17 PCIE_LN0_TXP_G1 D85_WIFI_TX0P
J1 CKM_PCIEG4_CKP D100G_FC_PCIE_CLK_P
J2 CKM_PCIEG4_CKN D100G_FC_PCIE_CLK_N
J3 VSS_J3 GND IC-Pin-in.png Ground
J4 VSS_J4 GND IC-Pin-in.png Ground
J5 PCIE_CKRXN_G3 N/C (?) Not connected (?)
J6 PCIE_CKRXP_G3 N/C (?) Not connected (?)
J7 VSS_J7 GND IC-Pin-in.png Ground
J8 VSS_J8 GND IC-Pin-in.png Ground
J9 VSS_J9 GND IC-Pin-in.png Ground
J10 VSS_J10 GND IC-Pin-in.png Ground
J11 VSS_J11 GND IC-Pin-in.png Ground
J12 VSS_J12 GND IC-Pin-in.png Ground
J15 SFLASH_MOSI S50_SSB_SF_SIO0
J16 VSS_J16 GND IC-Pin-in.png Ground
J17 VSS_J17 GND IC-Pin-in.png Ground
J18 DVCCIO_GROUP_B 3.3V_SS_PG1
K3 CLK_100M_SSCON_P D100G_SOC_PCIE_CLK_P
K4 CLK_100M_SSCON_N D100G_SOC_PCIE_CLK_N
K5 VSS_K5 GND IC-Pin-in.png Ground
K6 AVDD33_PCIE_G3 3.3V_SS_PG2_CLK
K8 VSS_K8 GND IC-Pin-in.png Ground
K9 VSS_K9 GND IC-Pin-in.png Ground
K10 VSS_K10 GND IC-Pin-in.png Ground
K11 VSS_K11 GND IC-Pin-in.png Ground
K12 GPIOA_0 GND IC-Pin-in.png Ground
K13 GPIOA_42 /SOC_VRM_HOT
K14 GPIOA_46 DISC_OUT12_SW
K15 GPIOA_57 /SSB_USBC_INT
K16 SFLASH_MISO S50_SSB_SF_SIO0
K17 SFLASH_SCLK S50G_SSB_SF_SCLK
K18 SFLASH_CSN /S50_SSB_SF_CS
L1 CLK_100M_SSCOFF_N D100G_SOC_NOSS_CLK_N
L2 CLK_100M_SSCOFF_P D100G_SOC_NOSS_CLK_P
L3 VSS_L3 GND IC-Pin-in.png Ground
L4 AVDD33_CKM 3.3V_SS_PG2_CLK
L5 DVCCIO_GROUP_A0 3.3V_SS_PG1
L6 AVDD_RTC 3.3V_SS_BAT_PG0 CMOS Battery positive
L7 AVSS_RTC GND IC-Pin-in.png Ground
L9 VSS_L9 GND IC-Pin-in.png Ground
L10 VSS_L10 GND IC-Pin-in.png Ground
L11 VSS_L11 GND IC-Pin-in.png Ground
L12 VSS_L12 GND IC-Pin-in.png Ground
L14 GPIOA_44 DISC_CHUCK
L15 GPIOA_54 BD_GEN1
L16 GPIOA_47 MC_ALIVE
L17 GPIOA_1 SSB_BOOT_STRAP_1
M1 AVDD11_CKM 1.15V_SS_PG
M2 VSS_M2 GND IC-Pin-in.png Ground
M3 SPIS_MISO/SPIM_MOSI/GPIOA_5 SSB_SPIM_MOS
M4 SPIS_CS/SPIM_CS/GPIOA_7 /FC_SPI_CS
M5 RTC_XI Goes to 32.768kH crystal oscillator
M6 RTC_XO Goes to 32.768kH crystal oscillator
M7 SWD_SWDIO N/C Test point only (?)
M8 VSS_M8 GND IC-Pin-in.png Ground
M9 GPIOA_21 PSW_MSOC_PGB
M10 VSS_M10 GND IC-Pin-in.png Ground
M11 I2C3_SDA/GPIOA_58 SOC_I2C_SDA
M12 USB1_OVERC Test point only (?)
M13 GPIOA_38 /FC_SPI_S_INT
M14 GPIOA_52 /SOC_ALERT SoC thermal trip (over heating)
M15 GPIOA_53 /AC_POW_FAIL
M16 GPIOA_55 /EJECT_BTN
M17 GPIOA_56 /HDMI_IRQ HDMI Interrupt
M18 GPIOA_45 DISC_OUT8_SW
N3 SPIS_MOSI/SPIM_MISO/GPIOA_4 SSB_SPIM_MISO
N4 SPIS_CLK/SPIM_CLK/GPIOA_6 SSB_SPIM_CLK
N5 GPIOD_1 Test point only (?)
N6 SWD_SWCLK Test point only (?)
N7 SWV_SWO Test point only (?)
N8 GPIOA_17 PSW_BD
N9 I2C4_SDA/GPIOA_60 GP_I2C_SDA
N10 I2C4_SCL/GPIOA_61 GP_I2C_SCL
N11 I2C3_SCL/GPIOA_59 SOC_I2C_SCL
N12 USB1_POWER_EN Test point only (?)
N13 GPIOA_23 Test point only (?)
N14 GPIOA_48 /USB_SUS_OC
N15 GPIOA_51 /SOC_THERMTRIP
N16 GPIOA_50 /BD_DETECT
N17 GPIOA_39 WM_WOBT
N18 GPIOA_43 DCDC_PGOOD
P1 DVCCIO_GROUP_D 3.3V_SS_PG1
P2 SPIS_INT/GPIOA_8 /FLOYD_SPI_CS
P3 GPIOD_4 Test point only (?)
P4 GPIOD_0 SOC_SYNCFLOOD
P5 GPIOD_6 Test point only (?)
P6 GPIOD_2 Test point only (?)
P7 GPIOD_10 Test point only (?)
P8 GPIOA_18 Test point only (?)
P9 VSS_P9 GND IC-Pin-in.png Ground
P11 AVDD33_USB_10 3.3V_SS_SUSB_PG3 Supply for the USB Port 0/1 Core and PHY
P12 USB0_POWER_EN PSW_MSOC_PGA3
P13 GPIOA_28 /WM_PERST
P14 GPIOA_25 VDDCR_SOC_VSEL2
P15 GPIOA_49 /DEVIF_DET
P16 UART1_RX/GPIOA_3 SSB_UART2_RX
P17 UART1_TX/GPIOA_2 SSB_UART2_TX
R1 GPIOD_9 Test point only (?)
R2 GPIOD_12 Test point only (?)
R3 GPIOD_8 Test point only (?)
R4 GPIOD_5 Test point only (?)
R5 GPIOD_3 Test point only (?)
R6 GPIOD_7 Test point only (?)
R7 GPIOA_15 PSW_HDMI_5V
R8 VSS_R8 GND IC-Pin-in.png Ground
R9 AVDD11_SATA_0 1.15V_SS_PG3_SATA0
R10 AVDD33_SATA_0 3.3V_SS_SATA_PG3
R11 VSS_R11 GND IC-Pin-in.png Ground
R12 USB0_OVERC Test point only (?)
R13 GPIOA_35 /BD_P_OFF_REQ
R14 GPIOA_37 PSW_M2
R15 GPIOA_31 FC_BOOT_CPU_SEL
R16 ATEST Test point only (?)
R17 UART0_RX SSB_UART0_RX
R18 UART0_TX SSB_UART0_TX
T1 GPIOD_13 SSB_GPO0
T2 GPIOD_11 Test point only (?)
T3 I2C0_SDA/GPIOD_14 SOC_USBC_I2C_SDA
T4 GPIOA_12 Test point only (?)
T5 GPIOA_13 PSW_MDCDC
T6 GPIOA_16 PSW_SSB_1
T7 GPIOA_19 PSW_USB
T8 SATA_0_RXP Test point only (?)
T9 VSS_T9 GND IC-Pin-in.png Ground
T10 VSS_T10 GND IC-Pin-in.png Ground
T11 USB_0_DM Test point only (?)
T12 VSS_T12 GND IC-Pin-in.png Ground
T13 GPIOA_26 /FLOYD_RST
T14 GPIOA_30 FC_MANU_MODE_SEL
T15 GPIOA_32 SOC_PWROK_S5
T16 GPIOA_29 /FC_RESET
T17 TESTMODE GND IC-Pin-in.png Ground
T18 RESET /SSB_RESET
U1 VSS_U10 GND IC-Pin-in.png Ground
U2 I2C0_SCL/GPIOD_15 SOC_USBC_I2C_SCL
U3 I2C1_SDA/GPIOD_16 SSB_USB_I2C_SDA
U4 GPIOA_9 Test point only (?)
U5 GPIOA_11 Test point only (?)
U6 GPIOA_14 PSW_HDMI_MAIN
U7 VSS_U7 GND IC-Pin-in.png Ground
U8 SATA_0_RXN Test point only (?)
U9 SATA_0_TXN Test point only (?)
U10 VSS_U10 GND IC-Pin-in.png Ground
U11 USB_0_DP Test point only (?)
U12 USB_1_DM Test point only (?)
U13 GPIOA_24 VDDCR_SOC_VSEL1
U14 GPIOA_33 SOC_PWROK
U15 GPIOA_34 /SOC_RESET
U16 GPIOA_27 /WM_HW_RESET
U17 GPIOA_40 /VDDNB_VRM_POWFAIL
U18 NC_U18 N/C Pin-nc.png Not connected
V1 NC_V1 N/C Pin-nc.png Not connected
V2 NC_V2 N/C Pin-nc.png Not connected
V3 I2C1_SCL/GPIOD_17 SSB_USB_I2C_SCL
V4 GPIOA_10 Test point only (?)
V6 GPIOA_20 PSW_MSOC_PGA
V7 GPIOA_22 PSW_MSOC_PGC
V9 SATA_0_TXP Test point only (?)
V10 DVCCIO_GROUP_C0 3.3V_SS_PG1
V12 USB_1_DP Test point only (?)
V13 DVCCIO_GROUP_A1 3.3V_SS_PG1
V15 GPIOA_36 /BD_EJECT
V16 GPIOA_41 /VDD_VRM_POW_FAIL
V17 NC_V17 N/C Pin-nc.png Not connected
V18 NC_V18 N/C Pin-nc.png Not connected

Pictures[edit | edit source]

CXD90061GG.png CXD90061GG Proto.png Image.png Image2.png Image3.png

Retrieved from "http://www.psdevwiki.com/ps5/index.php?title=CXD90061GG&oldid=3159"