CXD90061GG: Difference between revisions

From PS5 Developer wiki
Jump to navigation Jump to search
No edit summary
(Initial start to the southbridge pin out table.)
Line 14: Line 14:


* TODO
* TODO
{| class="wikitable sortable"
|+CXD90061GG Pin Out (WIP*)
!Pad
!Internal
!External
!Type
!Description
|-
|A1
|NC_A1
|N/C
|
|NC
|-
|A2
|NC_A2
|N/C
|
|NC
|-
|
|
|
|
|
|}

Revision as of 22:25, 10 December 2024

EMC/EAP Chip (with SysCon bundled?)

  • Credit to dan2wik for the third , fourth and fifth picture

Pictures

CXD90061GG.png CXD90061GG Proto.png Image.png Image2.png Image3.png

Pinout

  • TODO
CXD90061GG Pin Out (WIP*)
Pad Internal External Type Description
A1 NC_A1 N/C NC
A2 NC_A2 N/C NC