Dipsw: Difference between revisions

From PS5 Developer wiki
Jump to navigation Jump to search
(Created page with "There are a total of 256 Dipswitches, labeled from 0 to 255. Here, they will be described = Dipsw Table = {| class="wikitable sortable" |- ! Number !! Description !! Used In...")
 
(Add retail vs testkit vs devkit info)
 
(25 intermediate revisions by 2 users not shown)
Line 1: Line 1:
There are a total of 256 Dipswitches, labeled from 0 to 255. Here, they will be described
There are a total of 256 Dipswitches that are initialized at boot (possibly from the CP box MMIO region), labeled from 0 to 255. They are gated off by console type. Retail, testkit, devkit, and intdev-flagged devkit have access to more and more dip switches respectively. '''Retail can access none''', testkit can access a limited selection, devkits can access most, and intdev-flagged devkits can access all. Below is a list of dipswitch/boot param indexes and their descriptions.


= Dipsw Table =
= Dipsw Table =
Line 5: Line 5:
{| class="wikitable sortable"
{| class="wikitable sortable"
|-
|-
! Number !! Description !! Used In
! Number !! Description !! Used In !! Testkit-accessible?
|-
|-
| 0xE8 || ???? || libSceDeci5Fsmp.sprx
| 0x00 || IsDevelopmentMode || libSceDipsw.sprx || -
|-
| 0x01 || ???? || SceSysCore.elf || -
|-
| 0x02 || IsAssistMode || libSceDipsw.sprx || Yes
|-
| 0x08 || ???? || - || Yes
|-
| 0x10 || MemMode? || SceShellCore.elf || -
|-
| 0x11 || MemMode? || SceShellCore.elf || -
|-
| 0x18 || IsDisableRazor || libSceDipsw.sprx || -
|-
| 0x1E || GetDiableBinaryVersionCheckValue || libSceDipsw.sprx || -
|-
| 0x24 || ???? || - || Yes
|-
| 0x25 || ???? || - || Yes
|-
| 0x34 || ???? || - || Yes
|-
| 0x38 || isKeepProcess || SceSysCore.elf || -
|-
| 0x39 || coredump debug || SceSysCore.elf || -
|-
| 0x3C || ???? || SceShellCore.elf || -
|-
| 0x3D || Suspend disable EAP? || - || -
|-
| 0x40 || System CPU cores? || SceSysCore.elf || -
|-
| 0x41 || System CPU cores? || SceSysCore.elf || -
|-
| 0x4A || ???? || - || Yes
|-
| 0x4B || ???? || - || Yes
|-
| 0x4C || ???? || SceSysCore.elf || Yes
|-
| 0x60 || /dev/swapdev0 related || SceSysCore.elf || -
|-
| 0x65 || ???? || libSceDeci5Ttyp.sprx || -
|-
| 0x66 || Disable DSP || - || Yes
|-
| 0x6D || IsCronos || - || -
|-
| 0x78 || GC Force Page Migration Window Enable || - || -
|-
| 0x7B || A53 Timeout Enable || - || -
|-
| 0x7D || MP4 Dump for Decid || decid.elf || -
|-
| 0x80 || ???? || SceShellCore.elf || Yes
|-
| 0x85 || Memory Error Injection Disable || - || -
|-
| 0x8C || m_currentHwMode || SceSysCore.elf || -
|-
| 0x8D || ???? || - || Yes
|-
| 0x97 || Load GVM Log || - || -
|-
| 0x9B || MP3 (TEE) Enable || - || -
|-
| 0xA2 || ???? || - || Yes
|-
| 0xA3 || Force NAND format? || - || -
|-
| 0xA8 || kernel tty related || libSceDeci5Ttyp.sprx || -
|-
| 0xA9 || uplcommon related || decid.elf || -
|-
| 0xB1 || GC Skip Instruction Prefetch || - || -
|-
| 0xB2 || GC Use Debug uCode || - || -
|-
| 0xB5 || Debug GC Enable || - || -
|-
| 0xB8 || GC Clock Gating Disable || - || -
|-
| 0xBB || disable_hp3d || AgcCompositor.elf || -
|-
| 0xE4 || ???? || libSceDeci5Rdrfp.sprx || -
|-
| 0xE8 || ???? || libSceDeci5Fsmp.sprx || -
|-
| 0xEF || A53 Write Throttling Enable || - || -
|-
| 0xF1 || manu_mode related ? || SceSysCore.elf || -
|-
| 0xF7 || Start m.2 format? || - || Yes
|-
| 0xF8 || crash_compositor_if_eop_timeout || AgcCompositor.elf || -
|-
| 0xFA || ???? || SceSysCore.elf || -
|-
| 0xFF || ???? || - || Yes
|-
|-
|}
|}

Latest revision as of 05:17, 12 February 2023

There are a total of 256 Dipswitches that are initialized at boot (possibly from the CP box MMIO region), labeled from 0 to 255. They are gated off by console type. Retail, testkit, devkit, and intdev-flagged devkit have access to more and more dip switches respectively. Retail can access none, testkit can access a limited selection, devkits can access most, and intdev-flagged devkits can access all. Below is a list of dipswitch/boot param indexes and their descriptions.

Dipsw Table[edit | edit source]

Number Description Used In Testkit-accessible?
0x00 IsDevelopmentMode libSceDipsw.sprx -
0x01 ???? SceSysCore.elf -
0x02 IsAssistMode libSceDipsw.sprx Yes
0x08 ???? - Yes
0x10 MemMode? SceShellCore.elf -
0x11 MemMode? SceShellCore.elf -
0x18 IsDisableRazor libSceDipsw.sprx -
0x1E GetDiableBinaryVersionCheckValue libSceDipsw.sprx -
0x24 ???? - Yes
0x25 ???? - Yes
0x34 ???? - Yes
0x38 isKeepProcess SceSysCore.elf -
0x39 coredump debug SceSysCore.elf -
0x3C ???? SceShellCore.elf -
0x3D Suspend disable EAP? - -
0x40 System CPU cores? SceSysCore.elf -
0x41 System CPU cores? SceSysCore.elf -
0x4A ???? - Yes
0x4B ???? - Yes
0x4C ???? SceSysCore.elf Yes
0x60 /dev/swapdev0 related SceSysCore.elf -
0x65 ???? libSceDeci5Ttyp.sprx -
0x66 Disable DSP - Yes
0x6D IsCronos - -
0x78 GC Force Page Migration Window Enable - -
0x7B A53 Timeout Enable - -
0x7D MP4 Dump for Decid decid.elf -
0x80 ???? SceShellCore.elf Yes
0x85 Memory Error Injection Disable - -
0x8C m_currentHwMode SceSysCore.elf -
0x8D ???? - Yes
0x97 Load GVM Log - -
0x9B MP3 (TEE) Enable - -
0xA2 ???? - Yes
0xA3 Force NAND format? - -
0xA8 kernel tty related libSceDeci5Ttyp.sprx -
0xA9 uplcommon related decid.elf -
0xB1 GC Skip Instruction Prefetch - -
0xB2 GC Use Debug uCode - -
0xB5 Debug GC Enable - -
0xB8 GC Clock Gating Disable - -
0xBB disable_hp3d AgcCompositor.elf -
0xE4 ???? libSceDeci5Rdrfp.sprx -
0xE8 ???? libSceDeci5Fsmp.sprx -
0xEF A53 Write Throttling Enable - -
0xF1 manu_mode related ? SceSysCore.elf -
0xF7 Start m.2 format? - Yes
0xF8 crash_compositor_if_eop_timeout AgcCompositor.elf -
0xFA ???? SceSysCore.elf -
0xFF ???? - Yes
Retrieved from "http://www.psdevwiki.com/ps5/index.php?title=Dipsw&oldid=1632"