Editing Dipsw

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 1: Line 1:
There are a total of 256 Dipswitches that are initialized at boot (possibly from the CP box MMIO region), labeled from 0 to 255. They are gated off by console type. Retail, testkit, devkit, and intdev-flagged devkit have access to more and more dip switches respectively. '''Retail can access none''', testkit can access a limited selection, devkits can access most, and intdev-flagged devkits can access all. Below is a list of dipswitch/boot param indexes and their descriptions.
There are a total of 256 Dipswitches, labeled from 0 to 255. Here, they will be described


= Dipsw Table =
= Dipsw Table =
Line 5: Line 5:
{| class="wikitable sortable"
{| class="wikitable sortable"
|-
|-
! Number !! Description !! Used In !! Testkit-accessible?
! Number !! Description !! Used In
|-
|-
| 0x00 || IsDevelopmentMode || libSceDipsw.sprx || -
| 0x00 || IsDevelopmentMode || libSceDipsw.sprx
|-
|-
| 0x01 || ???? || SceSysCore.elf || -
| 0x01 || ???? || SceSysCore.elf
|-
|-
| 0x02 || IsAssistMode || libSceDipsw.sprx || Yes
| 0x02 || IsAssistMode || libSceDipsw.sprx
|-
|-  
| 0x08 || ???? || - || Yes
| 0x10 || MemMode? || SceShellCore.elf
|-
| 0x10 || MemMode? || SceShellCore.elf || -
|-
| 0x11 || MemMode? || SceShellCore.elf || -
|-
|-
| 0x18 || IsDisableRazor || libSceDipsw.sprx || -
| 0x11 || MemMode? || SceShellCore.elf
|-
|-
| 0x1E || GetDiableBinaryVersionCheckValue || libSceDipsw.sprx || -
| 0x18 || IsDisableRazor || libSceDipsw.sprx
|-
|-
| 0x24 || ???? || - || Yes
| 0x1E || GetDiableBinaryVersionCheckValue || libSceDipsw.sprx
|-
|-
| 0x25 || ???? || - || Yes
| 0x38 || isKeepProcess || SceSysCore.elf
|-
|-
| 0x34 || ???? || - || Yes
| 0x39 || coredump debug || SceSysCore.elf
|-
|-
| 0x38 || isKeepProcess || SceSysCore.elf || -
| 0x3C || ???? || SceShellCore.elf
|-
|-
| 0x39 || coredump debug || SceSysCore.elf || -
| 0x3D || Suspend disable EAP? || -
|-
|-
| 0x3C || ???? || SceShellCore.elf || -
| 0x40 || System CPU cores? || SceSysCore.elf
|-
|-
| 0x3D || Suspend disable EAP? || - || -
| 0x41 || System CPU cores? || SceSysCore.elf
|-
|-
| 0x40 || System CPU cores? || SceSysCore.elf || -
| 0x4C || ???? || SceSysCore.elf
|-
|-
| 0x41 || System CPU cores? || SceSysCore.elf || -
| 0x60 || /dev/swapdev0 related || SceSysCore.elf
|-
| 0x4A || ???? || - || Yes
|-
| 0x4B || ???? || - || Yes
|-
| 0x4C || ???? || SceSysCore.elf || Yes
|-
| 0x60 || /dev/swapdev0 related || SceSysCore.elf || -
|-  
|-  
| 0x65 || ???? || libSceDeci5Ttyp.sprx || -
| 0x65 || ???? || libSceDeci5Ttyp.sprx
|-
| 0x66 || Disable DSP || - || Yes
|-
| 0x6D || IsCronos || - || -
|-
| 0x78 || GC Force Page Migration Window Enable || - || -
|-
|-
| 0x7B || A53 Timeout Enable || - || -
| 0x66 || Disable DSP || -
|-
|-
| 0x7D || MP4 Dump for Decid || decid.elf || -
| 0x6D || IsCronos || -
|-
|-
| 0x80 || ???? || SceShellCore.elf || Yes
| 0x78 || GC Force Page Migration Window Enable || -
|-
|-
| 0x85 || Memory Error Injection Disable || - || -
| 0x7B || A53 Timeout Enable || -
|-
|-
| 0x8C || m_currentHwMode || SceSysCore.elf || -
| 0x7D || MP4 Dump for Decid || decid.elf
|-
|-
| 0x8D || ???? || - || Yes
| 0x80 || ???? || SceShellCore.elf
|-
|-
| 0x97 || Load GVM Log || - || -
| 0x85 || Memory Error Injection Disable || -
|-
|-
| 0x9B || MP3 (TEE) Enable || - || -
| 0x8C || m_currentHwMode || SceSysCore.elf
|-
|-
| 0xA2 || ???? || - || Yes
| 0x97 || Load GVM Log || -
|-
|-
| 0xA3 || Force NAND format? || - || -
| 0x9B || MP3 (TEE) Enable || -
|-
|-
| 0xA8 || kernel tty related || libSceDeci5Ttyp.sprx || -
| 0xA3 || Force NAND format? || -
|-
|-
| 0xA9 || uplcommon related || decid.elf || -
| 0xA8 || kernel tty related || libSceDeci5Ttyp.sprx
|-
|-
| 0xB1 || GC Skip Instruction Prefetch || - || -
| 0xA9 || uplcommon related || decid.elf
|-
|-
| 0xB2 || GC Use Debug uCode || - || -
| 0xB1 || GC Skip Instruction Prefetch || -
|-
|-
| 0xB5 || Debug GC Enable || - || -
| 0xB2 || GC Use Debug uCode || -
|-
|-
| 0xB8 || GC Clock Gating Disable || - || -
| 0xB5 || Debug GC Enable || -
|-
|-
| 0xBB || disable_hp3d || AgcCompositor.elf || -
| 0xB8 || GC Clock Gating Disable || -
|-
|-
| 0xE4 || ???? || libSceDeci5Rdrfp.sprx || -
| 0xBB || disable_hp3d || AgcCompositor.elf
|-
|-
| 0xE8 || ???? || libSceDeci5Fsmp.sprx || -
| 0xE4 || ???? || libSceDeci5Rdrfp.sprx
|-
|-
| 0xEF || A53 Write Throttling Enable || - || -
| 0xE8 || ???? || libSceDeci5Fsmp.sprx
|-
|-
| 0xF1 || manu_mode related ? || SceSysCore.elf || -
| 0xEF || A53 Write Throttling Enable || -
|-
|-
| 0xF7 || Start m.2 format? || - || Yes
| 0xF1 || manu_mode related ? || SceSysCore.elf
|-
|-
| 0xF8 || crash_compositor_if_eop_timeout || AgcCompositor.elf || -
| 0xF7 || Start m.2 format? || -
|-
|-
| 0xFA || ???? || SceSysCore.elf || -
| 0xF8 || crash_compositor_if_eop_timeout || AgcCompositor.elf
|-
|-
| 0xFF || ???? || - || Yes
| 0xFA || ???? || SceSysCore.elf
|-
|-
|}
|}
Please note that all contributions to PS5 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS5 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)
Retrieved from "http://www.psdevwiki.com/ps5/Dipsw"