Editing CP Box Non Volatile Storage

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 13: Line 13:
|0x08
|0x08
|Board ID (e.g. 0x2001010101010501)
|Board ID (e.g. 0x2001010101010501)
|20 01 01 01 01 01 04 01 (CP Box) or 10 01 02 01 02 01 02 02 (Carlo CP)
|20 01 01 01 01 01 04 01
|Can be seen at EAP boot log
|Can be seen at EAP boot log
|-
|-
Line 34: Line 34:
|0x01
|0x01
|DDR capacity:
|DDR capacity:
 
'''01''' = 256 MiB
* '''01''' = 256 MiB
'''02''' = 512 MiB
* '''02''' = 512 MiB
'''03''' = 1 GiB
* '''03''' = 1 GiB
'''04''' = 2 GiB
* '''04''' = 2 GiB
'''05''' = 4 GiB
* '''05''' = 4 GiB
'''06''' = 8 GiB
* '''06''' = 8 GiB
'''07''' = 16 GiB
* '''07''' = 16 GiB
'''FF''' = 4 GiB
* '''FF''' = 4 GiB
|05
|05
|
|
|-
|0x0057
|0x1C4057
|0x01
|Flag to start EAP core during startup:
* '''00''' = Enabled
* '''otherwise''' = Disabled
|00
|Enabled by default
|-
|-
|0x0061
|0x0061
Line 87: Line 77:
|0x01
|0x01
|DDR memory controller initialization mode:
|DDR memory controller initialization mode:
 
'''00''' = Skip initialization at all
* '''00''' = Skip initialization at all
'''01''' = Initialize DDR3 MC
* '''01''' = Initialize DDR3 MC
'''02''' = Initialize DDR4 MC
* '''02''' = Initialize DDR4 MC
|00
|00
|
|
Line 107: Line 96:
|
|
|Related to error notifications?
|Related to error notifications?
|-
|0x0076
|0x1C4076
|0x01
|Flag to toggle forced clearing of PCI-e class codes:
* '''01''' = Enabled
* '''otherwise''' = Disabled
|01
|Enabled by default
|-
|-
|0x0077
|0x0077
|0x1C4077
|0x1C4077
|0x01
|0x01
|Flag to toggle power sequence log:
|
 
|
* '''00''' = Enabled
|Related to power sequence?
* '''otherwise''' = Disabled
|FF
|Disabled by default
|-
|-
|0x007A
|0x007A
Line 154: Line 130:
|Flag to toggle EMC checksum validation for
|Flag to toggle EMC checksum validation for
several NVS blocks (ID, HWCTRL, THERMAL):
several NVS blocks (ID, HWCTRL, THERMAL):
 
'''FF''' = Disabled
* '''FF''' = Disabled
'''otherwise''' = Enabled
* '''otherwise''' = Enabled
|FF
|FF
|Disabled by default
|Disabled by default
Line 168: Line 143:
|-
|-
| 0x1012 || 0x1C5012 || 0x01 || Flag to toggle EMC UART:
| 0x1012 || 0x1C5012 || 0x01 || Flag to toggle EMC UART:
 
'''FF''' = Enabled
* '''FF''' = Enabled
'''otherwise''' = Disabled
* '''otherwise''' = Disabled
|FF
|FF
|Enabled by default
|Enabled by default
Line 192: Line 166:
|0x01
|0x01
|Flag to toggle mode:
|Flag to toggle mode:
 
'''FF''' = Normal
* '''FF''' = Normal
'''otherwise''' = Special (private?)
* '''otherwise''' = Special (private?)
|FF
|FF
|Normal mode is set by default
|Normal mode is set by default
Line 209: Line 182:
|
|
|-
|-
|0x531F
|0x1C931F
|0x01
|Flag to toggle EAP UART:
* '''01''' = Enabled
* '''otherwise''' = Disabled
|FF
|Disabled by default
|}
|}
Please note that all contributions to PS5 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS5 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)
Retrieved from "http://www.psdevwiki.com/ps5/CP_Box_Non_Volatile_Storage"