Editing CP Box Non Volatile Storage

CP Box contains its own NVS (Non-Volatile Storage) which is loaded from [[:File:Cpbox 1350.jpeg|main serial flash]] (Winbond 25Q256JVEQ) and consists of multiple partitions.

= NVS structure =

{| class="wikitable sortable"
|-
! Offset @ NVS !! Offset @ Flash !! Size !! Description
!Sample Data
!Notes
|-
|0x0000
|0x1C4000
|0x08
|Board ID (e.g. 0x2001010101010501)
|20 01 01 01 01 01 04 01 (CP Box) or 10 01 02 01 02 01 02 02 (Carlo CP)
|Can be seen at EAP boot log
|-
|0x0021
|0x1C4021
|0x06
|MAC address of CP Box (78:C8:81:62:A9:D6)
|78 C8 81 62 A9 D6
|78 C8 81 XX XX XX
|-
|0x0027
|0x1C4027
|0x06
|2nd MAC address
|FF FF FF FF FF FF
|Used in special conditions?
|-
|0x0060
|0x1C4060
|0x01
|DDR capacity:
'''01''' = 256 MiB
'''02''' = 512 MiB
'''03''' = 1 GiB
'''04''' = 2 GiB
'''05''' = 4 GiB
'''06''' = 8 GiB
'''07''' = 16 GiB
'''FF''' = 4 GiB
|05
|
|-
|0x0057
|0x1C4057
|0x01
|Flag to start EAP core during startup:
* '''00''' = Enabled
* '''otherwise''' = Disabled
|00
|Enabled by default
|-
|0x0061
|0x1C4061
|0x01
|DDR number of device
|02
|
|-
|0x0062
|0x1C4062
|0x01
|DDR number of rank
|01
|
|-
|0x0063
|0x1C4063
|0x01
|DDR device width
|01
|
|-
|0x0064
|0x1C4064
|0x01
|DDR bus width
|02
|
|-
|0x0065
|0x1C4065
|0x01
|DDR memory controller initialization mode:
'''00''' = Skip initialization at all
'''01''' = Initialize DDR3 MC
'''02''' = Initialize DDR4 MC
|00
|
|-
|0x00A0
|0x1C40A0
|0x01
|
|
|Related to L2?
|-
|0x0071
|0x1C4071
|0x01
|
|
|Related to error notifications?
|-
|0x0076
|0x1C4076
|0x01
|Flag to toggle forced clearing of PCI-e class codes:

* '''01''' = Enabled
* '''otherwise''' = Disabled
|01
|Enabled by default
|-
|0x0077
|0x1C4077
|0x01
|Flag to toggle power sequence log:

* '''00''' = Enabled
* '''otherwise''' = Disabled
|FF
|Disabled by default
|-
|0x007A
|0x1C407A
|0x01
|
|
|
|-
|0x0203
|0x1C4203
|0x01
|
|
|Related to error notifications?
|-
|0x0211
|0x1C4211
|0x01
|GbE trace length
|FF
|
|-
|0x1010
|0x1C5010
|0x01
|Flag to toggle EMC checksum validation for
several NVS blocks (ID, HWCTRL, THERMAL):
'''FF''' = Disabled
'''otherwise''' = Enabled
|FF
|Disabled by default
|-
|0x1011
|0x1C5011
|0x01
|
|
|
|-
| 0x1012 || 0x1C5012 || 0x01 || Flag to toggle EMC UART:
'''FF''' = Enabled
'''otherwise''' = Disabled
|FF
|Enabled by default
|-
|0x1014
|0x1C5014
|0x01
|
|FF
|
|-
|0x1015
|0x1C5015
|0x01
|
|FF
|
|-
|0x1022
|0x1C5022
|0x01
|Flag to toggle mode:
'''FF''' = Normal
'''otherwise''' = Special (private?)
|FF
|Normal mode is set by default
|-
|0x1200
|0x1C5200
|0x0400
|Error log
|FFs
|Empty by default
|-
| 0x4000 || 0x1C8000 || 0x10 || Serial Number (e.g. 1AR2P20000001100)
|31 41 52 32 50 32 30 30 30 30 30 30 31 31 30 30
|
|-
|0x531F
|0x1C931F
|0x01
|Flag to toggle EAP UART:

* '''01''' = Enabled
* '''otherwise''' = Disabled
|FF
|Disabled by default
|}