Editing Southbridge
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 11: | Line 11: | ||
EMC could stand for External Micro Controller. EMC was named MediaCon by some people when its name was still unknown. | EMC could stand for External Micro Controller. EMC was named MediaCon by some people when its name was still unknown. | ||
The role of EMC is to load EMC | The role of EMC is to load EMC IPL and EAP kernel, to be an interface for icc for the main [[APU]] kernel and [[Syscon]] and to offer a debug interface via UART that does not rely on [[Syscon]] or main APU. EMC runs its own FreeBSD kernel. It is a Marvell Armada, an ARM-based SoC. Sony stuck a [[PCIe]] bridge on it. It exposes ARM peripherals to the x86 side. There is some extra stuff (e.g. HPET, ACPI stuff). | ||
EMC cpuid = 412FC231 (ARM Cortex-M3 r2p1). CPU clock: maybe about 100MHz. | EMC cpuid = 412FC231 (ARM Cortex-M3 r2p1). CPU clock: maybe about 100MHz. | ||
=== EAP === | === EAP === | ||
Line 23: | Line 19: | ||
EAP could stand for External Application Processor. | EAP could stand for External Application Processor. | ||
The role of EAP is to handle media (online [[Wireless]]/[[GbLAN]], [[Bluray Drive]] and [[ | The role of EAP is to handle media (online [[Wireless]]/[[GbLAN]], [[Bluray Drive]] and [[Harddrive]]) even in standby mode. EAP runs its own FreeBSD kernel in standby mode, activated to handle tasks such as downloading updates while the PS4 is in standby. | ||
EAP consists of Marvell PJ4C B0 rev 1 cores, ARMv7 CORTEX-A8 running FreeBSD 9 kernel. CPU clock: 500MHz. DDR clock: 800MHz. | EAP consists of Marvell PJ4C B0 rev 1 cores, ARMv7 CORTEX-A8 running FreeBSD 9 kernel. CPU clock: 500MHz. DDR clock: 800MHz. | ||
As EAP Core software is unsigned, unencrypted and easily replaceable on PS4 HDD with a PS4 kernel exploit, it is possible to run homebrew code on EAP processor. See [https://github.com/psxdev/eapdev eapdev by Bigboss (psxdev)]. | As EAP Core software is unsigned, unencrypted and easily replaceable on PS4 HDD with a PS4 kernel exploit, it is possible to run homebrew code on EAP processor. See [https://github.com/psxdev/eapdev eapdev by Bigboss (psxdev)]. | ||
== Southbridge RAM == | == Southbridge RAM == | ||
[[Aeolia]] chip is connected to its own 256MB (or 1GB or 2GB???) DDR3 SDRAM ("sbram" as for SouthBridge RAM) Samsung [[K4B2G1646E-BCK0]], the main serial flash [[MX25L25635FMI-10G]], SATA bridge [[MB86C311B]], [[GbLAN]] controller [[88EC060-NN82]], etc. See also [[:File:PS4_-_SAA-001_diagram.png]] | |||
[[ | |||
== Auxiliary components == | == Auxiliary components == | ||
Southbridge is connected to the main [[APU]] by [[PCIe|PCI-Express x4]] and to [[Syscon]] by SPI. | The Southbridge is connected to the main [[APU]] by [[PCIe|PCI-Express x4]] and to [[Syscon]] by SPI. | ||
[[ | It handles several tasks to offload the main processor/[[APU]]: | ||
* Network connections: [[Wireless]] and [[GbLAN]], including background downloading and [[PlayGo]] | |||
* File handling ([[Bluray Drive]], [[Harddrive]] and [[USB 3.0]]), including background caching | |||
* Main serial flash handling | |||
= Southbridge revisions = | = Southbridge revisions = | ||
There are three major hardware revisions | There are three major hardware revisions, named Aeolia, Belize and Baikal. | ||
See also [[Aeolia]]. | See also [[Aeolia]]. | ||
== Southbridge revisions per chassis == | == Southbridge revisions per chassis == | ||
Line 160: | Line 48: | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
|- | |- | ||
! Model (chassis) !! Motherboards !! Southbridge Codename !! | ! Model (chassis) !! Motherboards !! Southbridge Codename !! Southbridge Labeling | ||
|- | |- | ||
| | | D1000 || All CVN || Aeolia || CXD90025G | ||
|- | |- | ||
| | | 1000 || All SAA || Aeolia || CXD90025G | ||
|- | |- | ||
| | | 1100 || All SAB || Aeolia || CXD90025G | ||
|- | |- | ||
| | | 1200 || All SAC || Belize || CXD90036G | ||
|- | |- | ||
| 2000 || SAD | | 2000 || All SAD || Belize || CXD90036G | ||
|- | |- | ||
| D7000 || HAC | | D7000 || All HAC || Belize || CXD90036G | ||
|- | |- | ||
| | | 2100 || Some SAE || Belize 2 || CXD90046GG | ||
|- | |- | ||
| | | 7000 || All NVA || Belize 2 || CXD90046GG | ||
|- | |- | ||
| | | 2200 || Some SAE, all SAF || Baikal || CXD90042GG | ||
|- | |- | ||
| 7100 || NVB | | 7100 || All NVB || Baikal || CXD90042GG | ||
|- | |- | ||
| 7200 || All NVG || Baikal || CXD90042GG | |||
| 7200 || NVG | |||
|} | |} | ||
= | == Motherboards per southbridge revisions == | ||
{| class="wikitable sortable" | |||
{| class="wikitable" | |||
|- | |- | ||
! Southbridge Codename !! Southbridge Labeling !! Motherboards | |||
|- | |- | ||
| | | Aeolia || CXD90025G || | ||
CVN-K12 <br> | |||
SAA-001 <br> | |||
SAB-001 | |||
|- | |- | ||
| | | Belize || CXD90036G || | ||
HAC-001 <br> | |||
NVA-001 <br> | |||
SAC-001 <br> | |||
SAD-001 <br> | |||
SAD-003 | |||
|- | |- | ||
| | | Belize 2 || CXD90046GG || | ||
NVA-001 <br> | |||
NVB-003 <br> | |||
NVG-001 <br> | |||
SAE-001 <br> | |||
SAF-005 | |||
|- | |- | ||
| Baikal || CXD90042GG || | |||
NVB-004 <br> | |||
SAD-002 <br> | |||
SAE-002 <br> | |||
SAE-003 <br> | |||
SAE-004 <br> | |||
SAF-003 <br> | |||
SAF-004 | |||
|} | |} | ||
{{Motherboard Components}} | {{Motherboard Components}} | ||
<noinclude> | <noinclude>[[Category:Main]]</noinclude> | ||
[[Category:Main]] | |||
</noinclude> |