Editing DEHT series

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 1: Line 1:
Known models:
* [[DEHT-AWxxxK-Ey]] -> [[DEHT-AW00JK-E0]]
* [[DEHT-AWxxxK-Fy]] -> [[DEHT-AW00JK-F0]] ([http://www.tele.soumu.go.jp/giteki/SearchServlet?pageID=jg01_01&PC=007&TC=N&PK=1&FN=339ul&SN=%94%46%8F%D8&LN=11&R1=*****&R2=***** MIC] testing: November 30, 2012)
* [[DEHT-AWxxxK-Gy]] -> [[DEHT-AW00JK-G0]] ([http://www.tele.soumu.go.jp/giteki/SearchServlet?pageID=jg01_01&PC=007&TC=N&PK=1&FN=339ul&SN=%94%46%8F%D8&LN=11&R1=*****&R2=***** MIC] testing: November 30, 2012)
* [[DEHT-AWxxxK-Jy]] -> [[DEHT-AW00JK-J0]]
* [[DEHT-AWxxxK-Ky]] -> [[DEHT-AW00JK-K0]], [[DEHT-AW01AK-K5]] ([http://www.tele.soumu.go.jp/giteki/SearchServlet?pageID=jg01_01&PC=007&TC=N&PK=1&FN=344ul&SN=%94%46%8F%D8&LN=4&R1=*****&R2=***** MIC] testing: February 5, 2013)
* [[DEHT-AWxxxK-Ly]] -> [[DEHT-AW00JK-L0]] ([http://www.tele.soumu.go.jp/giteki/SearchServlet?pageID=jg01_01&PC=007&TC=N&PK=1&FN=344ul&SN=%94%46%8F%D8&LN=4&R1=*****&R2=***** MIC] testing: February 5, 2013)
* [[DEHT-AWxxxK-My]] -> [[DEHT-AW00JK-M0]] ([http://www.tele.soumu.go.jp/giteki/SearchServlet?pageID=jg01_01&PC=007&TC=N&PK=1&FN=344ul&SN=%94%46%8F%D8&LN=4&R1=*****&R2=***** MIC] testing: February 5, 2013)
'''CPU'''
'''CPU'''
<br />
<br />
The DEHT series DevKits are equipped with eight {{glossary|amd64}} architecture CPU cores for the CPUs. Each core operates one hardware thread. {{glossary|SSE-SSE4}}, {{glossary|AVX}}, and {{glossary|VEX}} are supported, and {{glossary|256-bit}} {{glossary|SIMD}} arithmetic is possible with a {{glossary|128-bit}} {{glossary|SIMD}} {{glossary|ALU}}.
The DEHT series DevKits are equipped with eight AMD64 architecture CPU cores for the CPUs. Each core operates one hardware thread. SSE-SSE4, AVX, and VEX are supported, and 256-bit SIMD arithmetic is possible with a 128-bit SIMD ALU.


For information on the {{glossary|amd64}} architecture, refer to the following manuals that are available on the AMD developer website (http://developer.amd.com/resources/documentation-articles/developer-guides-manuals/).
For information on the AMD64 architecture, refer to the following manuals that are available on the AMD developer website (http://developer.amd.com/resources/documentation-articles/developer-guides-manuals/).
<br />
<br />
- AMD64 Architecture Programmer's Manual Volume 1: Application Programming <br />
- AMD64 Architecture Programmer's Manual Volume 1: Application Programming <br />
Line 86: Line 75:


Stereo cameras for ORBIS with LKX-**** model numbers have a problem where the downscaled images that can be obtained do not use the intended bilinear scaling.
Stereo cameras for ORBIS with LKX-**** model numbers have a problem where the downscaled images that can be obtained do not use the intended bilinear scaling.
{{Console Information}}
<noinclude>[[Category:Main]]</noinclude>
Please note that all contributions to PS4 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS4 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)