Editing Bootprocess

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 3: Line 3:
== Initial Power on ==
== Initial Power on ==


<pre>
As soon as power is applied to the console, a bootloader inside [[MediaCon]] loads the blob [[Flash-Main#0x4000|"C0000001"]] (MediaCon firmware) from the [[Flash-Main|main serial flash]]. The main serial flash is then re-initialized and MediaCon parses a number of configuration settings from the flash before finally loading the blob [[Flash-Main#0x144000|"C0020001"]] (wifi/bluetooth chipset firmware) from the flash .
hdac0: <GPU/DEHT Audio Controller>boot log process: Account number 210980403909 ps4 account online id ttvthegoat_bj
 
apcie0: <Aeolia PCI Express glue> mem 0xd0200000-0xd03fffff at device 20.4 on pci0
Ethernet, WiFi and Bluetooth are initialized and the ps4 is now in it's standby state. [[MediaCon]] waits for a signal to boot the rest of the console.
apcie0: Misc Peripherals base:0xfffffe00d0200000, start:0xd0200000 end:0xd03fffff size:0x200000
apcie0: Chip revision: 00000300
apcie0: Chip ID0: 41b30130
apcie0: Chip ID1: 52024d44
icc0: <Aeolia ICC> at device 20.4 on pci0
hpet_pci0: <Aeolia High Precision Event Timer> at device 20.4 on pci0
Timecounter "HPET" frequency 10000000 Hz quality 950
Event timer "HPET" frequency 10000000 Hz quality 450
Event timer "HPET1" frequency 10000000 Hz quality 450
Event timer "HPET2" frequency 10000000 Hz quality 450
Event timer "HPET3" frequency 10000000 Hz quality 450
sflash0: <Aeolia Serial Flash I/F> at device 20.4 on pci0
Sflash:Macronix(1920c2)
iommu_add_device_table_entry: device_id:00a4 dev:20 func:4  sflash
rtc0: <Aeolia RTC> at device 20.4 on pci0
uart0: <Non-standard ns8250 class UART with FIFOs> at device 20.4 on pci0
uart0: uart_bus_attach
uart0: console (115200,n,8,1)
twsi0: <Aeolia TWSI> at device 20.4 on pci0
xhci0: <XHCI (ORBIS) USB 3.0 controller> mem 0xdc000000-0xdc1fffff at device 20.7 on pci0
xhci1: <XHCI (ORBIS) USB 3.0 controller> mem 0xdc200000-0xdc3fffff at device 20.7 on pci0
iommu_add_device_table_entry: device_id:00a7 dev:20 func:7  xhci
usbus1 on xhci1
xhci2: <XHCI (ORBIS) USB 3.0 controller> mem 0xdc400000-0xdc5fffff at device 20.7 on pci0
aeolia_acpi0: <Aeolia acpi> port 0x1000-0x10ff at device 20.0 on pci0
mskc0: <Aeolia GBE controller> mem 0xc4000000-0xc4003fff at device 20.1 on pci0
iommu_add_device_table_entry: device_id:00a1 dev:20 func:1  mskc
msk0: <Aeolia GBE Id:0xbd Rev:0x01> on mskc0
eth0: Ethernet address: 00:0e:00:00:00:00
miibus0: <MII bus> on msk0
e1000phy0: <Marvell 88E1510 Gigabit PHY> PHY 1 on miibus0
e1000phy0:  none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto, auto-flowe1000phy0:
ahci0: <Orbis Aeolia AHCI SATA controller> mem 0xc8000000-0xc8000fff,0xc8001000-0xc8001fff at device 20.2 on pci0
ahci0: r_mem start:0xc8001000 r_mem end:0xc8001fff r_mem size:0x1000
ahci0: Aeolia SATA PHY init
[SATA] Apply ATE SRAM RTC Setting Version: 0x1
ahci0: PHY calibration result[align90]: 0x5e
ahci0: Aeolia SATA PHY ID : 0x2100
ahci0: AHCI v1.30 with 1 3Gbps ports, Port Multiplier supported with FBS
ahcich0: <AHCI channel> at channel 0 on ahci0
iommu_add_device_table_entry: device_id:00a2 dev:0 func:0  ahcich
sdhci0: <Aeolia SDHCI> mem 0xcc000000-0xcc000fff at device 20.3 on pci0
iommu_add_device_table_entry: device_id:00a3 dev:20 func:3  sdhci
</pre>


== Booting the APU ==
== Booting the APU ==


The OrbisOS hash checks are made (known as LV2 CORE OS Hash) on the PlayStation 3. The PlayStation 4 runs a hash check on the FLASH file system to ensure all firmware files are not modified. Some have found that unlike PlayStation 3, the PlayStation 4 encrypts and decrypts the FLASH files with the public and private key pair.
...please help filling this in...
 


== Console Bootlog ==
== Console Bootlog ==
This is a log from a cold boot from a [[DUH-T1000xA series]] PS4 Testkit. This log has been taken from the logconsole [[Neighborhood for PlayStation 4]]. The reference to CUSA00016 is the game WatchDogs in the Bluray Drive. I've let it log until the login screen for your PS4 Profile.  
This is a log from a cold boot from a PS4 testkit. This log has been taken from the logconsole [[Neighborhood for PlayStation 4]]. The reference to CUSA00016 is the game WatchDogs in the Bluray Drive. I've let it log until the login screen for your PS4 Profile.  


<pre>
<syntaxhighlight lang="text" line enclose="div">
<syntaxhighlight lang="text" line enclose="div">
SCE CONFIDENTIAL
SCE CONFIDENTIAL
Line 1,203: Line 1,159:
<118>Shader=6;VertexBuffer=38;PixelBuffer=252;FrameBuffer=9;Image=0
<118>Shader=6;VertexBuffer=38;PixelBuffer=252;FrameBuffer=9;Image=0
</syntaxhighlight>
</syntaxhighlight>
</pre>




{{Reverse Engineering}}
{{Reverse Engineering}}
<noinclude>[[Category:Main]]</noinclude>
<noinclude>[[Category:Main]]</noinclude>
Please note that all contributions to PS4 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS4 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps4/Bootprocess"