CXD9963GB: Difference between revisions
Jump to navigation
Jump to search
m (→Pinout) |
m (→Pinout) |
||
| Line 24: | Line 24: | ||
| F1 || WIFI_CTRL || ? || Connected to wifi/BT module. See: [[Media:KTE-001_wifitraces.jpg|wifi/BT 10x7 pinout]] or [[Media:REX-001_wifitraces.jpg|wifi/BT 9x7 pinout]] | | F1 || WIFI_CTRL || ? || Connected to wifi/BT module. See: [[Media:KTE-001_wifitraces.jpg|wifi/BT 10x7 pinout]] or [[Media:REX-001_wifitraces.jpg|wifi/BT 9x7 pinout]] | ||
|- | |- | ||
| U18 || SYSCSSPICLK || ? || Connected to [[Syscon Hardware|Syscon]] pin 82 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 61 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | | U18 || SB_SPI_CLK<br>SYSCSSPICLK || ? || Connected to [[Syscon Hardware|Syscon]] pin 82 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 61 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | ||
|- | |- | ||
| U19 || SYSCSSPICS || ? || Connected to [[Syscon Hardware|Syscon]] pin 83 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 35 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | | U19 || /SB_SPI_CS<br>/SYSCSSPICS || ? || Connected to [[Syscon Hardware|Syscon]] pin 83 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 35 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | ||
|- | |- | ||
| V19 || SYSCSSPIDI || ? || Connected to [[Syscon Hardware|Syscon]] pin 80 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 59 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | | V19 || SB_SPI_DO<br>SYSCSSPIDI || ? || Connected to [[Syscon Hardware|Syscon]] pin 80 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 59 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | ||
|- | |- | ||
| V22 || SYSCSSPIDO || ? || Connected to [[Syscon Hardware|Syscon]] pin 81 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 60 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | | V22 || SYSCSSPIDO || ? || Connected to [[Syscon Hardware|Syscon]] pin 81 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 60 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) | ||
Revision as of 01:09, 19 November 2022
CXD9963GB
- Used on:
- PS3 Slim CECH-20xxA/B with motherboard DYN-001
- PS3 Slim CECH-21xxA/B with motherboard SUR-001
- PS3 Slim CECH-25xxA/B with motherboard JTP-001 or JSD-001
- PS3 Slim CECH-30xxA/B with motherboard KTE-001
- PS3 Super Slim CECH-40xxB with motherboard MSX-001
- PS3 Super Slim CECH-43xxA/B with motherboard REX-001
As these Motherboard Revisions/SKU Models do not have an USB hub chip, the frontports are directly connected to this South Bridge
Pinout
| Pad# | Name | Port | Description |
|---|---|---|---|
| A4 | WIFI_DATA_1 | ? | Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout |
| B4 | WIFI_DATA_2 | ? | Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout |
| F1 | WIFI_CTRL | ? | Connected to wifi/BT module. See: wifi/BT 10x7 pinout or wifi/BT 9x7 pinout |
| U18 | SB_SPI_CLK SYSCSSPICLK |
? | Connected to Syscon pin 82 (LQFP 128 pins layout), or pin 61 (LQFP 100 pins layout) |
| U19 | /SB_SPI_CS /SYSCSSPICS |
? | Connected to Syscon pin 83 (LQFP 128 pins layout), or pin 35 (LQFP 100 pins layout) |
| V19 | SB_SPI_DO SYSCSSPIDI |
? | Connected to Syscon pin 80 (LQFP 128 pins layout), or pin 59 (LQFP 100 pins layout) |
| V22 | SYSCSSPIDO | ? | Connected to Syscon pin 81 (LQFP 128 pins layout), or pin 60 (LQFP 100 pins layout) |
| W21 | ? | ? | Connected to Syscon pin UNK (LQFP 128 pins layout), or pin 55 (LQFP 100 pins layout) |
| W22 | SB_INT SYSCSINT |
? | Connected to Syscon pin 2 (LQFP 128 pins layout), or pin 3 (LQFP 100 pins layout) |
| AA17 | ? | ? | Connected to Syscon pin 8 (LQFP 128 pins layout), or pin 2 (LQFP 100 pins layout) |
| AA18 | ? | ? | Connected to Syscon pin 7 (LQFP 128 pins layout), or pin 10 (LQFP 100 pins layout) |
- Southbridge to syscon pads ---> https://i.postimg.cc/XqbcznPr/REX-001-South-Bridge-pad-layout-copy.jpg
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
