Template:Elpida memory product code

From PS3 Developer wiki
Revision as of 13:48, 11 February 2023 by Niinono (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
Elpida memory product code
Product Family Density Organization Power Supply, Interface Die Rev. Package Speed Internal Code
(optional)
Enviroment Code
X: XDR DRAM
W: GDDR5 SDRAM
51: 512M
10: 1Gb
11: ?
16: x16bit
32: x32bit
A: 1.8V, DRSL
B: 1.5V +/- 0.075V, DRSL
A: Rev1
B: Rev2
C: Rev3
D: Rev4
SE: FBGA
BG: FBGA
3C: 3.2Gbps (tRAC = 35ns, C Bin)
4D: 4.0Gbps (tRAC = 34ns, D Bin)
28: ?
A2: ? E: Lead Free
F: Lead & Halogen Free