X5116AC-3C-E: Difference between revisions
Jump to navigation
Jump to search
(Created page with "== Elpida X5116AC-SE-3C-E == <div style="float:right">200px|thumb|left|104-ball FBGA<br />Elpida X5116AC-SE-3C-E</div> (CECHAxx/[[COK-00x#CO...") |
mNo edit summary |
||
(8 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
== Elpida X5116AC | == Elpida X5116AC-3C-E == | ||
<div style="float:right">[[File:EDX5116ACSE-3C-E.png|200px|thumb|left|104-ball FBGA<br />Elpida | <div style="float:right">[[File:X5116AC-3C-E.jpg|200px|thumb|left|X5116AC-3C-E on [[SEM-00x|SEM-001]]]]<br />[[File:Elpida X5116AC-3C-E.JPG|200px|thumb|left|X5116AC-3C-E]]<br />[[File:EDX5116ACSE-3C-E.png|200px|thumb|left|104-ball FBGA<br />Elpida X5116ACSE-3C-E]]</div> | ||
([[CECHAxx]]/[[COK-00x#COK-001|COK-001]], [[CECHBxx]]/[[COK-00x#COK-001|COK-001]], [[CECHCxx]]/[[COK-00x#COK-002|COK-002]], [[CECHExx]]/[[COK-00x#COK-002W|COK-002W]], [[CECHGxx]]/[[SEM-00x|SEM-001]]) | ([[CECHAxx]]/[[COK-00x#COK-001|COK-001]], [[CECHBxx]]/[[COK-00x#COK-001|COK-001]], [[CECHCxx]]/[[COK-00x#COK-002|COK-002]], [[CECHExx]]/[[COK-00x#COK-002W|COK-002W]], [[CECHGxx]]/[[SEM-00x|SEM-001]]) | ||
Datasheet: [http://www.elpida-korea.com/pdfs/E0881E20.pdf Elpida | Datasheet: [http://www.elpida-korea.com/pdfs/E0881E20.pdf Elpida X5116ACSE-3C-E] | ||
{{Elpida memory product code}} | |||
{{ | {{Wikify}} | ||
[[Category: | |||
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> |
Latest revision as of 06:20, 14 April 2021
Elpida X5116AC-3C-E[edit | edit source]
(CECHAxx/COK-001, CECHBxx/COK-001, CECHCxx/COK-002, CECHExx/COK-002W, CECHGxx/SEM-001)
Datasheet: Elpida X5116ACSE-3C-E
Product Family | Density | Organization | Power Supply, Interface | Die Rev. | Package | Speed | Internal Code (optional) |
Enviroment Code |
---|---|---|---|---|---|---|---|---|
X: XDR DRAM W: GDDR5 SDRAM |
51: 512M 10: 1Gb 11: ? |
16: x16bit 32: x32bit |
A: 1.8V, DRSL B: 1.5V +/- 0.075V, DRSL |
A: Rev1 B: Rev2 C: Rev3 D: Rev4 |
SE: FBGA BG: FBGA |
3C: 3.2Gbps (tRAC = 35ns, C Bin) 4D: 4.0Gbps (tRAC = 34ns, D Bin) 28: ? |
A2: ? | E: Lead Free F: Lead & Halogen Free |
This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
|