Editing Template:Syscon pinout BGA 200 pads

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 5: Line 5:


<div style="overflow:auto; <includeonly>height:800px;</includeonly>">
<div style="overflow:auto; <includeonly>height:800px;</includeonly>">
 
{|class="wikitable sortable" style="width:100%"
{|class="wikitable sortable" style="width:100%; line-height:1em; font-size:0.9em"
|+ {{captionlinks|Syscon pinout BGA 200 pads}}
|+ {{captionlinks|Syscon pinout BGA 200 pads}}
|-
|-
! Pad !! Port !! Name !! Type !! Description
! Pad# !! Name !! Port !! Description
|-
|-
| data-sort-value="A01" | A1 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| T2 || BE_INT || rowspan="9" | Port M <br />Cell Control Line || Connected to CELL 90nm pad AW19
|-
|-
| data-sort-value="A02" | A2 || J || DISC_IN || ? || Connected to BluRay Drive connector (CN3221) pin 52
| R1 || PM7 ||
|-
|-
| data-sort-value="A03" | A3 || J || SW_0 || ? || Connected to [[Regulators#Fujitsu_MB39A116PFT_.282_channel_DC.2FDC_converter.29 | Fujitsu MB39A116PFT]] (IC6003) pin 9 (switches +5V_MISC)<br>Connected to [[Regulators#Fujitsu_MB39A116PFT_.282_channel_DC.2FDC_converter.29 | Fujitsu MB39A116PFT]] (IC6003) pin 10 (switches +3.3V_MISC)<br>Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) pin 10 (switches +1.7_MISC)
| R2 || PM6 ||
|-
|-
| data-sort-value="A04" | A4 || J || SW_8_C || ? || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) pin 9 (switches +1.8V_RSX_FBVDDQ)<br>Connected to [[Regulators#OnSemi_NCP511SN18T1_.281.8V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN18T1]] (IC6008) pin 3 (switches +1.8V_RSX_PLL_VDD)
| P1 || BE_POWGOOD || Connected to CELL 90nm pad AV20
|-
|-
| data-sort-value="A05" | A5 || J || DISC_OUT12_SW || ? || Connected to BluRay Drive connector (CN3221) pin 58
| P2 || BE_RESET || Connected to CELL 90nm pad AW20
|-
|-
| data-sort-value="A06" | A6 || R || MC_RESERVED2 || ? || Not connected to BluRay Drive because a missing resistor (R4080). BD_LED
| N1 || BE_SPI_CLK || Connected to CELL 90nm pad AY13 (SPI Bus)
|-
|-
| data-sort-value="A07" | A7 || R || MC_ALIVE || ? || Connected to BluRay Drive connector (CN3221) pin 47
| N2 || BE_SPI_DO || Connected to CELL 90nm pad AV13 (SPI Bus)
|-
|-
| data-sort-value="A08" | A8 || K || SB_SPI_CLK || ? || Southbridge SPI Bus
| M1 || BE_SPI_DI || Connected to CELL 90nm pad AR13 (SPI Bus)
|-
|-
| data-sort-value="A09" | A9 || K || SB_SPI_DI || ? || Southbridge SPI Bus
| M2 || BE_SPI_CS || Connected to CELL 90nm pad AP13 (SPI Bus)
|-
|-
| data-sort-value="A10" | A10 || K || DVE_I2C_SCL || ? || Connected to Digital Video Encoder [[CXM4024R]] pin 35
| L4 || PL8 || rowspan="9" | Port N || rowspan="9" | unused
|-
|-
| data-sort-value="A11" | A11 || K || ACDC_STBY || ? || Connected to [[Power Supply]] (small connector). This signal enables +12V_MAIN power rail (big prongs)
| L5 || PL7
|-
|-
| data-sort-value="A12" | A12 || E || EJECT_SW || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 5
| K4 || PL6
|-
|-
| data-sort-value="A13" | A13 || E || SB_EBUS_RESET || ? || SS2_RESET (StarShip2 related), not connected because a missing resistor (R4135) ?
| K5 || PL5
|-
|-
| data-sort-value="A14" | A14 || E || PE3 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4094)
| J4 || PL4
|-
|-
| data-sort-value="A15" | A15 || E || BE_POW_FAIL || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 7
| J5 || PL3
|-
|-
| data-sort-value="A16" | A16 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| H4 || PL2
|-
|-
| data-sort-value="A99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |
| H5 || PL1
|-
|-
| data-sort-value="B01" | B1 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} AVREF1 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| H6 || PL0
|-
|-
| data-sort-value="B02" | B2 || J || DISC_OUT8_SW || ? || Connected to BluRay Drive connector (CN3221) pin 57
| A8 || SB_SPI_CLK || rowspan="8" | Port K || rowspan="4" | Southbridge SPI Bus
|-
|-
| data-sort-value="B03" | B3 || J || PJ3 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4089)
| B8 || SB_SPI_DO
|-
|-
| data-sort-value="B04" | B4 || J || SW_8_B || ? || Connected to [[Regulators#Mitsumi_MM1561JFBE_.28Low-Saturation_500mA_Regulators.29|Mitsumi MM1561JFBE]] (IC2408) pin 5 (switches +1.8V_ANA)<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC2407) pin 5 (switches +3.3V_ANA)<br>Connected to transistor DTC144EUA-T106 (Q2401) base pin (switches +5V_ANA ?)<br>Connected to [[Regulators#OnSemi_NCP511SN15T1G_.281.5_V_150_mA_CMOS_Low_Iq_Low_Dropout_Voltage_Regulator_-_TSOP-5.29|OnSemi NCP511SN15T1G]] (IC6019) pin 3 (switches +1.5V_AVCG_VDDIO)<br>Connected to [[Regulators#Rohm_BD3521FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3521FVM-TR]] (IC6017) pin 3 (switches +1.5V_RSX_VDDIO)
| A9 || SB_SPI_DI
|-
|-
| data-sort-value="B05" | B5 || J || DVE_RST || ? || Connected to Digital Video Encoder [[CXM4024R]] pin 31 ?
| B9 || SB_SPI_CS
|-
|-
| data-sort-value="B06" | B6 || R || MC_P_OFF_REQ || ? || Connected to BluRay Drive connector (CN3221) pin 48
| A10 || DVE_I2C_SCL ||
|-
|-
| data-sort-value="B07" | B7 || R || MC_RESERVED1 || ? || Connected to BluRay Drive connector (CN3221) pin 49
| B10 || DVE_I2C_SDA ||
|-
|-
| data-sort-value="B08" | B8 || K || SB_SPI_DO || ? || Southbridge SPI Bus
| A11 || ACDC_STBY ||
|-
|-
| data-sort-value="B09" | B9 || K || SB_SPI_CS || ? || Southbridge SPI Bus
| B11 || PK0 ||
|-
|-
| data-sort-value="B10" | B10 || K || DVE_I2C_SDA || ? || Connected to Digital Video Encoder [[CXM4024R]] pin 36
| B5 || PJ7 || rowspan="8" | Port J ||
|-
|-
| data-sort-value="B11" | B11 || K || PK0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4093)
| A5 || DISC_OUT12_SW ||
|-
|-
| data-sort-value="B12" | B12 || E || POW_SW || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 4
| B2 || DISC_OUT8_SW ||
|-
|-
| data-sort-value="B13" | B13 || E || SB_EBUS_BRDY || ? || SS2_BRDY (StarShip2 related)
| A2 || DISC_IN ||
|-
|-
| data-sort-value="B14" | B14 || E || VD_CECI1 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4099)
| B3 || data-sort-value="SW_9+1"| SW_10 ||
|-
|-
| data-sort-value="B15" | B15 || E || POW_FAIL || ? || Connected to [[Components#Mitsumi_PST3642UL_.28IC_for_CMOS_System_Reset.29|Mitsumi PST3642UL]] (IC6023) pin 4. Used to monitor the state of +12V_MAIN power rail
| A3 || SW_0 || Connected to [[Regulators#Fujitsu_MB39A116PFT_.282_channel_DC.2FDC_converter.29 | Fujitsu MB39A116PFT]] pins 9 and 10, who generates +3.3V_MISC and +5V_MISC<br>Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] pin 10, who generates +1.7_MISC
|-
|-
| data-sort-value="B16" | B16 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || OSCOUT || ? || Connected to crystal 32.768Khz
| B4 || SW_8_B || +1.5V VDDIO for both AVCG & RSX Analog IO
|-
|-
| data-sort-value="B99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| A4 || SW_8_C || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] pin 9, who generates +1.8V_RSX_FBVDDQ
|-
|-
| data-sort-value="C01" | C1 || O || MK_I2C_SDA || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 47
| L16 || SW_PCI || rowspan="6" | Port I || Connected to [[Regulators#Mitsumi_MM1591FFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591FFBEG]] pin 5, and [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1593DFBEG]] pin 5. This voltage regulators generates the power lines named "+1.5V_BRIDGE" and "+3.3V_BRIDGE" to feed [[CXD9208GP]]
|-
|-
| data-sort-value="C02" | C2 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} AVREF2 || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| L15 || DISC_CHUCK ||
|-
|-
| data-sort-value="C03" | C3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| M16 || DISC_PHOT_LED ||
|-
|-
| data-sort-value="C04" | C4 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| M15 || SW_2 || Connected to [[Regulators#Texas_Instruments_TPS51117PWRG4_.281.8V_to_28V_Input_Sync._Step_Down_Controller_10A_0.75_V_to_5.5_V.29|Texas Instruments TPS51117PWRG4]] pin 1 who generates +1.8V_VDD_MEM
|-
|-
| data-sort-value="C05" | C5 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| N16 || DIAG_MODE ||
|-
|-
| data-sort-value="C06" | C6 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| N15 || BACKUP_MODE ||
|-
|-
| data-sort-value="C07" | C7 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| E6 || HDMI_INT || rowspan="8" | Port H ||
|-
|-
| data-sort-value="C08" | C8 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| D6 || VD_CECI0 ||
|-
|-
| data-sort-value="C09" | C9 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| E7 || PH5 ||
|-
|-
| data-sort-value="C10" | C10 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| D7 || RS_POW_FAIL<!--this is a wiki typo?, is named RSX_POW_FAIL in the NCP5318FTR2G--> || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 7
|-
|-
| data-sort-value="C11" | C11 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| E8 || MUL_CHKSTP_IN ||
|-
|-
| data-sort-value="C12" | C12 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| D8 || MUL_TRG_IN ||
|-
|-
| data-sort-value="C13" | C13 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| E9 || SYS_THR_ALRT || Connected to CELL 90nm pad AP23
|-
|-
| data-sort-value="C14" | C14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| D9 || SB_INT ||
|-
|-
| data-sort-value="C15" | C15 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSSep || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| M11 || SW_ATA || rowspan="8" | Port G ||
|-
|-
| data-sort-value="C16" | C16 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || OSCIN || ? || Connected to crystal 32.768Khz
| N11 || SW_4_A || +1.2V, +1.9V, +3.3V ESW (Ethernet Controller)
|-
|-
| data-sort-value="C99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| M10 || XDR_FET_VREF ||
|-
|-
| data-sort-value="D01" | D1 || O || MK_I2C_SCL || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 46
| N10 || XDR_FET_SCK ||
|-
|-
| data-sort-value="D02" | D2 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#f71|#fff}} VDD2 || {{pini}} || data-sort-value="ZV15" style="color:#888" | +1.5V_RSX_VDDIO
| M9 || BUZZER ||
|-
|-
| data-sort-value="D03" | D3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| N9 || SW_PWM || Unknown output ? (connected to the [[Switch boards|Switch board]])
|-
|-
| data-sort-value="D04" | D4 || O || XDR_FET_RST || {{pino}} || Connected to XDRAM chips pin C15 (XDR_RQ_RST)
| M8 || FANPWM1 || Secondary fan output (non-retail PS3 models only)
|-
|-
| data-sort-value="D05" | D5 || O || XCG_EN || ? || Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5002) pin 11 (switches BE_Y0_RQ_CTM/N, BE_Y1_RQ_CTM/N)<br>Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5003) pin 11 (switches BE_PLL_REFCLK_P/N)<br>Connected to [[Timebases#ICS_ICS9214DGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9214DGLFT]] (IC5004) pin 11 (switches BE_RC_REFCLK_P/N, RSX_RC_REFCLK_P/N, SB_RC_REFCLK_P/N)
| N8 || FANPWM0 || Primary fan output (all PS3 models)
|-
|-
| data-sort-value="D06" | D6 || H || VD_CECI0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4098)
| E10 || MUL_CHKSTP_OUT || rowspan="8" | Port F ||
|-
|-
| data-sort-value="D07" | D7 || H || RSX_POW_FAIL<!--RS_POW_FAIL is an official typo, the name appears several times but only one of them have the typo--> || {{pini}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 7
| D10 || MUL_TAG_OUT ||
|-
|-
| data-sort-value="D08" | D8 || H || MUL_TRG_IN || ? || Connected to missing components (IC4003, IC4004, IC4005) pin 3 and 6 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT)
| E11 || SB_CGRESET ||
|-
|-
| data-sort-value="D09" | D9 || H || SB_INT || ? ||  
| D11 || SB_RESET ||
|-
|-
| data-sort-value="D10" | D10 || F || MUL_TRG_OUT || ? || Connected to missing components (IC4006) pin 2 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT)
| E12 || BT_WAKEON ||
|-
|-
| data-sort-value="D11" | D11 || F || SB_RESET || ? || Connected to [[88SA8040-TBC1]] SATA2PATA BluRay controller pin 17<br>Connected to GL852 (IC3305) USB HUB pin 38<br>Connected to Multi-card-board connector CN3219 pin 7
| D12 || PF2<br>BE_VCS_1.25_ON || [[COK-001]]/[[COK-002]] PF2 (Not connected)<br>[[SEM-001]] BE_VCS_1.25_ON
|-
|-
| data-sort-value="D12" | D12 || F || PF2<br>BE_VCS_1.25_ON || ? || [[COK-001]]/[[COK-002]] PF2 (Not connected)<br>[[SEM-001]] BE_VCS_1.25_ON
| E13 || PF1<br>BE_VCS_1.30_ON || [[COK-001]]/[[COK-002]] PF1 (Not connected)<br>[[SEM-001]] BE_VCS_1.30_ON
|-
|-
| data-sort-value="D13" | D13 || F || SW_1_A || ? || Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC6020) pin 5 (switches +3.3V_MK_VDD) for Clock Synthesizer
| D13 || SW_1_A || +3.3V_MK_VDD for Clock Synthesizer
|-
|-
| data-sort-value="D14" | D14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| A12 || EJECT_SW || rowspan="8" | Port E ||
|-
|-
| data-sort-value="D15" | D15 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || 32KIN || ? || Connected to resistor 22ohm to pad D16
| B12 || POW_SW ||
|-
|-
| data-sort-value="D16" | D16 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || 32KOUT || ? || Connected to resistor 1K to +3.3V_EVER
| A13 || SB_EBUS_RESET ||
|-
|-
| data-sort-value="D99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| B13 || SB_EBUS_BRDY ||
|-
|-
| data-sort-value="E01" | E1 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| A14 || PE3 ||
|-
|-
| data-sort-value="E02" | E2 || N || RSX_SPI_CS || {{pino}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad AW8 (RSX SPI Bus)
| B14 || VD_CECI1 ||
|-
|-
| data-sort-value="E03" | E3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| A15 || BE_POW_FAIL || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 7
|-
|-
| data-sort-value="E04" | E4 || O || EJECT_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 56
| B15 || POW_FAIL ||
|-
|-
| data-sort-value="E05" | E5 || O || PO0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4086)
| F13 || SW_5_B || rowspan="8" | Port D || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6200) pin 3, who generates +1.2V_RSX_VDDR
|-
|-
| data-sort-value="E06" | E6 || H || HDMI_INT || {{pini}} || Connected to [[TC7WP3125FK]] (IC2501) pin 6<br> The [[TC7WP3125FK]] converts the signal originally triggered by [[Sil9132CBU]] pad E10 ? at 1.5V and converts it to 3.3V for syscon<br>The [[TC7WP3125FK]] also converts the signal RS_SPDO0 (at 1.5V) into RS_SPDO0_33 (at 3.3V)
| F12 || MK_EN || Connected to clock generator ICS1493G-18LFT (IC5001 pin #16 on [[COK-001]], [[COK-002]], [[SEM-001]])
|-
|-
| data-sort-value="E07" | E7 || H || MECHA_INT || ? || Not connected in retail PS3 models (testpad CL4102). The related SouthBridge pad is tied to GND with a 10k resistor (R3163)
| G13 || BEVRM_VID5 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 30
|-
|-
| data-sort-value="E08" | E8 || H || MUL_CHKSTP_IN || ? || SB_CHKSTP_OUT
| G12 || BEVRM_VID4 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 3
|-
|-
| data-sort-value="E09" | E9 || H || SYS_THR_ALRT || ? || Connected to CELL 90nm pad AP23
| H13 || BEVRM_VID3 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 2
|-
|-
| data-sort-value="E10" | E10 || F || MUL_CHKSTP_OUT || ? ||  
| H12 || BEVRM_VID2 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 1
|-
|-
| data-sort-value="E11" | E11 || F || SB_CGRESET || ? || SB_CGRST (the name indicates that it resets the clock generator for the southbridge)
| J13 || BEVRM_VID1 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 32
|-
|-
| data-sort-value="E12" | E12 || F || BT_WAKEON || {{pini}} || Connected to wifi board connector (CN3701) pin 30 (BT_WAKE)
| J12 || BEVRM_VID0 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 31
|-
|-
| data-sort-value="E13" | E13 || F || PF1<br>BE_VCS_1.30_ON || ? || [[COK-001]]/[[COK-002]] PF1 (Not connected)<br>[[SEM-001]] BE_VCS_1.30_ON
| K13 || SW_HDD || rowspan="8" | Port C ||
|-
|-
| data-sort-value="E14" | E14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| K12 || I2CBUS_EN || Connected to TC7WB66FK pins 3 and 7 (IC5005 on [[SEM-001]]) through 1K resistor. This chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s
|-
|-
| data-sort-value="E15" | E15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PP3 || ? ||  
| L13 || RSXVRM_VID5 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 30
|-
|-
| data-sort-value="E16" | E16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || SKB || ? ||  
| L12 || RSXVRM_VID4 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 3
|-
|-
| data-sort-value="E99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| M13 || RSXVRM_VID3 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 2
|-
|-
| data-sort-value="F01" | F1 || N || RSX_SPI_DI || {{pini}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad BA7 (RSX SPI Bus)
| M12 || RSXVRM_VID2 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 1
|-
|-
| data-sort-value="F02" | F2 || N || RSX_SPI_DO || {{pino}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad BA6 (RSX SPI Bus)
| N13 || RSXVRM_VID1 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 32
|-
|-
| data-sort-value="F03" | F3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| N12 || RSXVRM_VID0 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 31
|-
|-
| data-sort-value="F04" | F4 || O || HDMI_RST0 || ? || Connected to [[Sil9132CBU|HDMI controller Sil9132CBU]] pad G2 ?
| T15 || SW_8_A || rowspan="8" | Port B || Connected to [[Regulators#Rohm_BD3504FVM-TR_.28Single_channel_Regulator_Driver_IC.29 | Rohm BD3504FVM-TR]] pin 3 (IC6304, not IC6602) who generates +1.5V_YC_RC_VDDA (Analog voltage supplies, VDD_A)
|-
|-
| data-sort-value="F05" | F5 || O || DISC_IN_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 55
| R14 || SW_7_A || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 29. And [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6107) pin 1 (+1.0V_BE_VDDC)<br>Cell BE core voltage supply (VDD) then VCS (the core array voltage). Note, the VID values stored on the CELL itself are not available to be read yet. So the default VID of the VRM is used until then.
|-
|-
| data-sort-value="F06" | F6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDD3 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| T14 || SW_6 || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6303) pin 3 who generates +1.2V_YC_RC_VDDIO (I/O voltage supplies, VDD_IO) for [[CELL_BE|CELL]]
|-
|-
| data-sort-value="F07" | F7 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} AVDD || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| R13 || SW_1_B || +2.5V_LREG_XCG_500_MEM. Analog Voltage for the core PLL of IC5004, Clock Generator used to support the Rambus XDR memory subsystem and Redwood logic interface.
|-
|-
| data-sort-value="F08" | F8 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDD3 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| T13 || SW_4_B || +5V_USB, +1.8V_SB_PERI, +2.5V_SB_PLL_VDDC
|-
|-
| data-sort-value="F09" | F9 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| R12 || SW_3 || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6305) pin 3, who generates +1.2V_SB_VDDC and +1.2V_SB_VDDR
|-
|-
| data-sort-value="F10" | F10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDD3 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| T12 || VD_CECO1 ||
|-
|-
| data-sort-value="F11" | F11 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDDbat || {{pini}} || data-sort-value="ZV33" | Connected to <abbr title="Button cell, lithium, 20mm diameter, 2.5mm height, 3v 170mAh">CR2025 battery+</abbr> through two series diodes RB751S-40TE61 (D4008, D4007)
| R11 || VD_CECO0 ||
|-
|-
| data-sort-value="F12" | F12 || D || MK_EN || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 16
| N7 || STBY_LED || rowspan="8" | Port A ||
|-
|-
| data-sort-value="F13" | F13 || D || SW_5_B || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6200) pin 3 (switches +1.2V_RSX_VDDR)
| M7 || POW_LED ||
|-
|-
| data-sort-value="F14" | F14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| N6 || AUDIO_MUTE || Uses a transistor, to switch another 2 transistors, that switches pins AOUTA#18 and AOUTB#15 of Cirrus CS4351-CZZR 192 kHz Stereo DAC (pins 9 and 11 of the [[MultiAV]] [[Connectors#AV_Multi_Out_pinout_-_CN2401_12P|connector]])
|-
|-
| data-sort-value="F15" | F15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PP0 || ? ||  
| M6 || SW_7_B ||
|-
|-
| data-sort-value="F16" | F16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || CSB || ? ||  
| N5 || BT_RESET ||
|-
|-
| data-sort-value="F99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| M5 || GBE_RESET ||
|-
|-
| data-sort-value="G01" | G1 || N || RSX_SPI_CLK || {{pino}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad AY8 (RSX SPI Bus)
| N4 || SW_5_A || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 29. And [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6204) pin 1 (+1.2V_RSX_VDDC)
|-
|-
| data-sort-value="G02" | G2 || N || RSX_RESET || {{pino}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pads AW5 (RESET) and AV6 (CGRESET)
| M4 || SW_9 ||
|-
|-
| data-sort-value="G03" | G3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| J16 || RBB || rowspan="12" | EEPROM Interface ||
|-
|-
| data-sort-value="G04" | G4 || O || HDMI_RST1 || ? || Not connected ? (it seems to be a secondary reset signal for [[Sil9132CBU|HDMI controller Sil9132CBU]] never used in retail PS3 models)
| K16 || PI7 ||
|-
|-
| data-sort-value="G05" | G5 || O || SW_AVCG<br>PO5 || ? || Connected to [[Timebases#ICS_ICS422AG-07LFT_.28IC_CLOCK_GEN_RSX_AV_CLK_24-TSSOP.29|ICS422AG-07LFT]] (IC2102) pin 12 (switches RSX_AVCLK0, RSX_AVCLK1, RSX_AVCLK2, RSX_AVCLK3) clocks for [[RSX]] and indirectly for EEGS<->RDRAM
| J15 || WCB ||
|-
|-
| data-sort-value="G06" | G6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} AVSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| K15 || PI6 ||
|-
|-
| data-sort-value="G06" | G7 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| E16 || SKB ||
|-
|-
| data-sort-value="G08" | G8 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| E15 || PP3 ||
|-
|-
| data-sort-value="G09" | G9 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| G16 || DI ||
|-
|-
| data-sort-value="G10" | G10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| G15 || PP2 ||
|-
|-
| data-sort-value="G11" | G11 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDDep || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| H16 || DO ||
|-
|-
| data-sort-value="G12" | G12 || D || BEVRM_VID4 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 3
| H15 || PP1 ||
|-
|-
| data-sort-value="G13" | G13 || D || BEVRM_VID5 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 30
| F16 || CSB ||
|-
|-
| data-sort-value="G14" | G14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| F15 || PP0 ||
|-
|-
| data-sort-value="G15" | G15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PP2 || ? ||  
| H11 || TESTMODE || rowspan="9" | Reset & Clock ||
|-
|-
| data-sort-value="G16" | G16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || DI || ? ||  
| B16 || OSCOUT ||
|-
|-
| data-sort-value="G99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| C16 || OSCIN ||
|-
|-
| data-sort-value="H01" | H1 || N || PN5 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4084)
| D16 || 32KOUT ||
|-
|-
| data-sort-value="H02" | H2 || N || PN6 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4012)
| D15 || 32KIN ||
|-
|-
| data-sort-value="H03" | H3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| T5 || EXTAL ||
|-
|-
| data-sort-value="H04" | H4 || L || PL2 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| T4 || XTAL ||
|-
|-
| data-sort-value="H05" | H5 || L || PL1 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| T7 || XXTALO ||
|-
|-
| data-sort-value="H06" | H6 || L || PL0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| J11 || RST ||
|-
|-
| data-sort-value="H07" | H7 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| R4 || AVSUO || rowspan="35" | Power Port || Ground
|-
|-
| data-sort-value="H08" | H08 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| R5 || AVDUO || +3.3v
|-
|-
| data-sort-value="H09" | H09 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| G6 || AVSS || Ground
|-
|-
| data-sort-value="H10" | H10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDD3 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| C2 || AVREF2 || Ground
|-
|-
| data-sort-value="H11" | H11 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || TESTMODE || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| B1 || AVREF1 || +3.3v
|-
|-
| data-sort-value="H12" | H12 || D || BEVRM_VID2 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 1
| F7 || AVDD || +3.3v
|-
|-
| data-sort-value="H13" | H13 || D || BEVRM_VID3 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 2
| K11 || VSSF || Ground
|-
|-
| data-sort-value="H14" | H14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| K6 || VSSF || Ground
|-
|-
| data-sort-value="H15" | H15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PP1 || ? ||  
| L6 || VDDF || +3.3v
|-
|-
| data-sort-value="H16" | H16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || DO || ? ||  
| G7 || rowspan="8" | VSS || rowspan="8" | Ground
|-
|-
| data-sort-value="H99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |
| G8
|-
|-
| data-sort-value="J01" | J1 || N || RSX_FLDO1 || {{pini}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad AM40
| G10
|-
|-
| data-sort-value="J02" | J2 || N || RSX_INT || {{pini}} || Connected to [[Template:RSX pad layout 41x41|RSX]] pad AY7
| T6
|-
|-
| data-sort-value="J03" | J3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| R6
|-
|-
| data-sort-value="J04" | J4 || L || PL4 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| T3
|-
|-
| data-sort-value="J05" | J5 || L || PL3 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| L1
|-
|-
| data-sort-value="J06" | J6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDD3 || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| E1
|-
|-
| data-sort-value="J07" | J7 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| C15 || VSSep || EEPROM Ground
|-
|-
| data-sort-value="J08" | J08 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| G11 || VDDep || EEPROM Power +3.3v
|-
|-
| data-sort-value="J09" | J09 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| F11 || VDDbat || +battery
|-
|-
| data-sort-value="J10" | J10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| H7 || rowspan="7" | DVDD || rowspan="7" | +1.8v
|-
|-
| data-sort-value="J11" | J11 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || RST || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 8
| J10
|-
|-
| data-sort-value="J12" | J12 || D || BEVRM_VID0 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 31
| K10
|-
|-
| data-sort-value="J13" | J13 || D || BEVRM_VID1 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 32
| L10
|-
|-
| data-sort-value="J14" | J14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| L11
|-
|-
| data-sort-value="J15" | J15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || WCB || ? ||
| R7
|-
|-
| data-sort-value="J16" | J16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || RBB || ? ||
| J7
|-
|-
| data-sort-value="J99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| F8 || rowspan="5" | VDD3 || rowspan="5" | +3.3v
|-
|-
| data-sort-value="K01" | K1 || N || VD_VINT0 || {{pini}} || Connected to [[RSX]] pad AR22 ([[Template:RSX pad layout 41x41|41x41 layout]])
| F10
|-
|-
| data-sort-value="K02" | K2 || N || VD_VINT1 || {{pini}} || Connected to [[RSX]] pad AL38 ([[Template:RSX pad layout 41x41|41x41 layout]])
| H10
|-
|-
| data-sort-value="K03" | K3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| J6
|-
|-
| data-sort-value="K04" | K4 || L || PL6 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| F6
|-
|-
| data-sort-value="K05" | K5 || L || PL5 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| D2 || VDD2 || +1.5V_RSX_VDDIO
|-
|-
| data-sort-value="K06" | K6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSSF || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| R3 || VDD1 || +1.2V_MC2_VDDIO
|-
|-
| data-sort-value="K07" | K7 || data-sort-value="ZJ" | JTAG || JTDI || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 3
| L2 || VDD0 || +1.2V_MC2_VDDIO
|-
|-
| data-sort-value="K08" | K8 || data-sort-value="ZJ" | JTAG || JTCK || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 5
| A16 || rowspan="6" colspan="3"| NC
|-
|-
| data-sort-value="K09" | K9 || data-sort-value="ZJ" | JTAG || JTDO || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 6
| T16
|-
|-
| data-sort-value="K10" | K10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| T1
|-
|-
| data-sort-value="K11" | K11 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSSF || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| A1
|-
|-
| data-sort-value="K12" | K12 || C || I2CBUS_EN || ? || Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] pins 3 and 7 (IC5005 on [[SEM-001]]) through 1K resistor (in COK-001 the resistor is missing, a.k.a. this syscon line is N/C). This chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s
| G9
|-
|-
| data-sort-value="K13" | K13 || C || PC7 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4085)
| F9
|-
|-
| data-sort-value="K14" | K14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| L8 || JRTCK || rowspan="6" | JTAG Interface ||
|-
|-
| data-sort-value="K15" | K15 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PI6 || ? ||  
| K8 || JTCK ||
|-
|-
| data-sort-value="K16" | K16 || data-sort-value="ZE" | <abbr title="EEPROM Interface">EEP</abbr> || PI7 || ? ||  
| K9 || JTDO ||
|-
|-
| data-sort-value="K99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| L9 || JTMS ||
|-
|-
| data-sort-value="L01" | L1 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
| K7 || JTDI ||
|-
|-
| data-sort-value="L02" | L2 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#f93|#fff}} VDD0 || {{pini}} || data-sort-value="ZV12" style="color:#888" | +1.2V_MC2_VDDIO
| L7 || JNTAST ||
|-
|-
| data-sort-value="L03" | L3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| A6 || PR3 || rowspan="4" | Port R ||
|-
|-
| data-sort-value="L04" | L4 || L<!--the name "Port N" is an official typo--> || PL8 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| B6 || MC_P_OFF_REQ ||
|-
|-
| data-sort-value="L05" | L5 || L || PL7 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
| A7 || MC_ALIVE ||
|-
|-
| data-sort-value="L06" | L6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} VDDF || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
| B7 || MC_RESERVED1 ||
|-
|-
| data-sort-value="L07" | L7 || data-sort-value="ZJ" | JTAG || JNTRST || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 2 ?
| R10 || RMC_IN || rowspan="7" | Port Q || Connected to missing IR receiver in the [[Switch boards]] (IR remote control input using [https://www.sbprojects.net/knowledge/ir/sirc.php SIRC protocol] and [[SC_Communication#Syscon_Services|SERV_SIRCS]])
|-
|-
| data-sort-value="L08" | L8 || data-sort-value="ZJ" | JTAG || JRTCK || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 4
| T11 || PQ5 ||
|-
|-
| data-sort-value="L09" | L9 || data-sort-value="ZJ" | JTAG || JTMS || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 7
| T10 || PQ4 ||
|-
|-
| data-sort-value="L10" | L10 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| T8 || THR_I2C_SCL ||
|-
|-
| data-sort-value="L11" | L11 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
| T9 || THR_I2C_SDA ||
|-
|-
| data-sort-value="L12" | L12 || C || RSXVRM_VID4 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 3
| R9 || PQ1 ||
|-
|-
| data-sort-value="L13" | L13 || C || RSXVRM_VID5 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 30
| R8 || RSX_FBVDD_SEL ||
|-
|-
| data-sort-value="L14" | L14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| P16 || UART0_TxD || rowspan="4" | Port P || Serial Transmit
|-
|-
| data-sort-value="L15" | L15 || I || DISC_CHUCK || ? || Connected to BluRay Drive connector (CN3221) pin 54
| P15 || UART0_RxD || Serial Receive
|-
|-
| data-sort-value="L16" | L16 || I || SW_PCI || ? || Connected to [[Regulators#Mitsumi_MM1591FFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591FFBEG]] (IC6021) pin 5 (switches +1.5V_BRIDGE) for the PS2 bridge [[CXD9208GP]]<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1593DFBEG]] (IC6022) pin 5 (switches +3.3V_BRIDGE) for the PS2 bridge [[CXD9208GP]]<br>Connected to PCI service connector pin 80
| R16 || HDMI_I2C_SCL ||
|-
|-
| data-sort-value="L99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| R15 || HDMI_I2C_SDA ||
|-
|-
| data-sort-value="M01" | M1 || M || BE_SPI_DI || ? || Connected to CELL 90nm pad AR13 (SPI Bus)
| D1 || MK_I2C_SCL || rowspan="10" | Port O || Connected to clock generator ICS1493G-18LFT (IC5001 pin #46 on [[COK-001]])
|-
|-
| data-sort-value="M02" | M2 || M || BE_SPI_CS || ? || Connected to CELL 90nm pad AP13 (SPI Bus)
| C1 || MK_I2C_SDA || Connected to clock generator ICS1493G-18LFT (IC5001 pin #47 on [[COK-001]])
|-
|-
| data-sort-value="M03" | M3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| G4 || PO7 ||
|-
|-
| data-sort-value="M04" | M4 || A || PA0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4092)
| F4 || HDMI_RST0 ||
|-
|-
| data-sort-value="M05" | M5 || A || WLAN_RESET || {{pino}} || Connected to wifi board connector (CN3701) pin 29 (11G_RESET)
| G5 || PO5 ||
|-
|-
| data-sort-value="M06" | M6 || A || PA4 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4087)
| F5 || DISC_IN_MECHA ||
|-
|-
| data-sort-value="M07" | M7 || A || POW_LED || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 6
| E4 || EJECT_MECHA ||
|-
|-
| data-sort-value="M08" | M8 || G || FANPWM1 || ? || Secondary fan output (non-retail PS3 models only)
| D4 || XDR_FET_RST ||
|-
|-
| data-sort-value="M09" | M9 || G || BUZZER || {{pino}} || Connected to Buzzer (BZ4001) through transistor DTC143ZUA-T106 (Q4014)
| E5 || GX_VSRST ||
|-
|-
| data-sort-value="M10" | M10 || G || XDR_FET_VREF || {{pino}} || Connected to transistor DTC144EUA-T106 (Q4008). Switches XDR_RQ_VREF_FET
| D5 || XCG_EN || Connected to ICS9218AGLFT and ICS9214DGLFT pin 11 (IC5002, IC5003 and IC5004 on [[COK-002]]). Reference clocks for BE, RSX, SB
|-
|-
| data-sort-value="M11" | M11 || G || SW_ATA || ? || Connected to UMH2NTN dual transistor (Q6009) pin 2 (switches +12V_BD)<br>Connected to UMH2NTN dual transistor (Q6009) pin 5 (switches +5V_BD)<br>Connected to UMH2NTN dual transistor (Q6006) pin 2 (switches +5V_HDD)
| K2 || VD_VINT1 || rowspan="11" | Port N ||
|-
|-
| data-sort-value="M12" | M12 || C || RSXVRM_VID2 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 1
| K1 || VD_VINT0 ||
|-
|-
| data-sort-value="M13" | M13 || C || RSXVRM_VID3 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 2
| J2 || RSX_INT ||
|-
|-
| data-sort-value="M14" | M14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| J1 || RSX_FLDO ||
|-
|-
| data-sort-value="M15" | M15 || I || SW_2 || ? || Connected to [[Regulators#Texas_Instruments_TPS51117PWRG4_.281.8V_to_28V_Input_Sync._Step_Down_Controller_10A_0.75_V_to_5.5_V.29|Texas Instruments TPS51117PWRG4]] (IC6302) pin 1 (switches +1.8V_VDD_MEM)
| H2 || PN6 ||
|-
|-
| data-sort-value="M16" | M16 || I || DISC_PHOT_LED || ? || Connected to BluRay Drive connector (CN3221) pin 53
| H1 || PN5 ||
|-
|-
| data-sort-value="M99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |  
| G2 || RSX_RESET ||
|-
|-
| data-sort-value="N01" | N1 || M || BE_SPI_CLK || ? || Connected to CELL 90nm pad AY13 (SPI Bus)
| G1 || RSX_SPI_CLK || rowspan="4" | RSX SPI Bus
|-
|-
| data-sort-value="N02" | N2 || M || BE_SPI_DO || ? || Connected to CELL 90nm pad AV13 (SPI Bus)
| F2 || RSX_SPI_DO
|-
|-
| data-sort-value="N03" | N3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
| F1 || RSX_SPI_DI
|-
|-
| data-sort-value="N04" | N4 || A || SW_5_A || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6204) pin 1<br>Switches +1.2V_RSX_VDDC
| E2 || RSX_SPI_CS
|-
| data-sort-value="N05" | N5 || A || BT_RESET || {{pino}} || Connected to wifi board connector (CN3701) pin 10 (SYSCON_RST)
|-
| data-sort-value="N06" | N6 || A || AUDIO_MUTE || ? || Connected to transistor DTA144EUA-T106 (Q2404). Switches [[Components#Cirrus_CX4351-CZZR|Cirrus CX4351-CZZR]] pin 18 (AOUTA) left audio channel and pin 15 (AOUTB) right audio channel, that are connected to [[Connectors#AV_Multi_Out_pinout_-_CN2401_12P|MultiAV connector]] pin 11 (AUL) and pin9 (AUR) respectivelly
|-
| data-sort-value="N07" | N7 || A || STBY_LED || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 7
|-
| data-sort-value="N08" | N8 || G || FANPWM0 || ? || Primary fan output (all PS3 models)
|-
| data-sort-value="N09" | N9 || G || SW_PWM || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 2
|-
| data-sort-value="N10" | N10 || G || XDR_FET_SCK || {{pino}} || Connected to transistor SST222AT116 (Q1302) BE_RQ_SCK_BJT
|-
| data-sort-value="N11" | N11 || G || SW_4_A || {{pino}} || Connected to wifi board connector (CN3701) pin 9 (11G_PWR_EN)<br>Connected to base pin of transistor UMH2NTN (Q3501) who switches IC3502 pin 5, and IC3501 pin 3 (+1.2V_ESW, +1.9V_ESW, +3.3V_ESW for Ethernet Controller)
|-
| data-sort-value="N12" | N12 || C || RSXVRM_VID0 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 31
|-
| data-sort-value="N13" | N13 || C || RSXVRM_VID1 || {{pino}} || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 32
|-
| data-sort-value="N14" | N14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="N15" | N15 || I || BACKUP_MODE || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 14
|-
| data-sort-value="N16" | N16 || I || DIAG_MODE || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 13
|-
| data-sort-value="N99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |
|-
| data-sort-value="P01" | P1 || M || BE_POWGOOD || ? || Connected to CELL 90nm pad AV20
|-
| data-sort-value="P02" | P2 || M || BE_RESET || ? || Connected to CELL 90nm pad AW20
|-
| data-sort-value="P03" | P3 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P04" | P4 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P05" | P5 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P06" | P6 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P07" | P7 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P08" | P8 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P09" | P9 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P10" | P10 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P11" | P11 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P12" | P12 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P13" | P13 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P14" | P14 || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" {{cellcolors|#eee|#888}} N/A || data-sort-value="ZNA" style="color:#888" | Missing pad
|-
| data-sort-value="P15" | P15 || P || UART0_RxD || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 10 (Serial Receive)
|-
| data-sort-value="P16" | P16 || P || UART0_TxD || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 11 (Serial Transmit)
|-
| data-sort-value="P99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |
|-
| data-sort-value="R01" | R1 || M || PM7 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4011)
|-
| data-sort-value="R02" | R2 || M || PM6 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4010)
|-
| data-sort-value="R03" | R3 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#f93|#fff}} VDD1 || {{pini}} || data-sort-value="ZV12" style="color:#888" | +1.2V_MC2_VDDIO
|-
| data-sort-value="R04" | R4 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} AVSUO || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
|-
| data-sort-value="R05" | R5 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#c33|#fff}} AVDUO || {{pini}} || data-sort-value="ZV33" style="color:#888" | +3.3V_EVER
|-
| data-sort-value="R06" | R6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
|-
| data-sort-value="R07" | R7 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#e63|#fff}} DVDD || {{pini}} || data-sort-value="ZV18" style="color:#888" | +1.8V_EVER
|-
| data-sort-value="R08" | R8 || Q || RSX_FBVDD_SEL || {{pino}} || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) through transistor/s
|-
| data-sort-value="R09" | R9 || Q || PQ1 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4020)
|-
| data-sort-value="R10" | R10 || Q || RMC_IN || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 3<br> Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 17
|-
| data-sort-value="R11" | R11 || B || VD_CECO0 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4100)
|-
| data-sort-value="R12" | R12 || B || SW_3 || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6305) pin 3 (switches +1.2V_SB_VDDC and +1.2V_SB_VDDR)
|-
| data-sort-value="R13" | R13 || B || SW_1_B || ? || Connected to [[Regulators#Mitsumi_MM1562ZFBE_.28Low-Saturation_500mA_Regulators.29 | Mitsumi MM1562ZFBE]] (IC6013) pin 5 (switches +2.5V_LREG_XCG_500_MEM)<br>Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] (IC5005) pins 3 and 7, and to (IC5006) pin 4, through 1K resistor. The TC7WB66FK chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s<br>Analog Voltage for the core PLL of IC5004, Clock Generator used to support the Rambus XDR memory subsystem and Redwood logic interface.
|-
| data-sort-value="R14" | R14 || B || SW_7_A || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6107) pin 1<br>Switches +1.0V_BE_VDDC<br>Cell BE core voltage supply (VDD) then VCS (the core array voltage). Note, the VID values stored on the CELL itself are not available to be read yet. So the default VID of the VRM is used until then.
|-
| data-sort-value="R15" | R15 || P || HDMI_I2C_SDA || ? || Connected to [[Sil9132CBU|HDMI controller Sil9132CBU]] pad D2
|-
| data-sort-value="R16" | R16 || P || HDMI_I2C_SCL || ? || Connected to [[Sil9132CBU|HDMI controller Sil9132CBU]] pad E2
|-
| data-sort-value="R99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" |
|-
| data-sort-value="T01" | T1 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
|-
| data-sort-value="T02" | T2 || M || BE_INT || ? || Connected to CELL 90nm pad AW19
|-
| data-sort-value="T03" | T3 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
|-
| data-sort-value="T04" | T4 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || XTAL || ? || Connected to crystal 16.9344Mhz
|-
| data-sort-value="T05" | T5 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || EXTAL || ? || Connected to crystal 16.9344Mhz
|-
| data-sort-value="T06" | T6 || data-sort-value="ZP" | <abbr title="Power port>PWR</abbr> || {{cellcolors|#333|#fff}} VSS || {{pini}} || data-sort-value="ZG" style="color:#888" | Ground
|-
| data-sort-value="T07" | T7 || data-sort-value="ZC" | <abbr title="Reset & Clock">CLK</abbr> || XXTALO || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4040)
|-
| data-sort-value="T08" | T8 || Q || THR_I2C_SCL || {{pino}} || Connected to [[Thermal#Temperature_Monitors]]
|-
| data-sort-value="T09" | T9 || Q || THR_I2C_SDA || {{pinio}} || Connected to [[Thermal#Temperature_Monitors]]
|-
| data-sort-value="T10" | T10 || Q || PQ4 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4021)
|-
| data-sort-value="T11" | T11 || Q || PQ5 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4022)
|-
| data-sort-value="T12" | T12 || B || VD_CECO1 || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected (CL4101)
|-
| data-sort-value="T13" | T13 || B || SW_4_B || ? || Connected to 88E6108 ethernet controller (IC3503) pin 94 (signal named P3_ENABLE_PD)<br>Connected to (Q6003) transistor (switches +3.3V_SB_VDDIO)<br>Connected to [[Regulators#OnSemi_NCP511SN25T1G_.282.5V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN25T1G]] (IC6011) pin 3 (switches +2.5V_SB_PLL_VDDC)<br>Connected to [[Regulators#Mitsumi_MM1591JFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591JFBEG]] (IC6014) pin 5 (switches +1.8V_SB_PERI)<br>Connected to UMH2NTN dual transistor (Q6006) pin 5 (switches +5V_USB)
|-
| data-sort-value="T14" | T14 || B || SW_6 || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6303) pin 3 (switches +1.2V_YC_RC_VDDIO)<br>Connected to [[Regulators#Mitsumi_MM3141CNRE_.28150mA_Regulator_Monolithic.29 | Mitsumi MM3141CNRE]] (IC6012) pin 3 (switches +1.2V_MC2_VDDIO)<br>I/O voltage supplies, VDD_IO for [[CELL]], [[RSX]] and [[South Bridge]]
|-
| data-sort-value="T15" | T15 || B || SW_8_A || ? || Connected to [[Regulators#Rohm_BD3504FVM-TR_.28Single_channel_Regulator_Driver_IC.29 | Rohm BD3504FVM-TR]] (IC6304) pin 3 (switches +1.5V_YC_RC_VDDA)<br>Connected to [[Regulators#Texas_Instruments_TPS73101DBVRG4_.28Single_Output_LDO.2C_150mA.2C_Adj._1.2-5.5V_SOT23-5.29 | Texas Instruments TPS73101DBVRG4]] (IC6007) pin 3 (switches +1.6V_BE_VDDA)
|-
| data-sort-value="T16" | T16 || data-sort-value="ZNC" | || data-sort-value="ZNC" | || {{pinnc}} || data-sort-value="ZNC" style="color:#888" | Not Connected
|}</div><noinclude>[[Category:Templates]]</noinclude>
|}</div><noinclude>[[Category:Templates]]</noinclude>
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps3/Template:Syscon_pinout_BGA_200_pads"