Editing Template:CELL pad layout 90nm
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 854: | Line 854: | ||
| data-sort-value="0K99" style="padding:0px" | || colspan="4" data-sort-value="ZZZZ" style="padding:0px" | | | data-sort-value="0K99" style="padding:0px" | || colspan="4" data-sort-value="ZZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="0L01" | L1 || {{cellcolors|#ff0}} Y0_RQ10 || BE_Y0_RQ10 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y0_XDR0 (first chip), and Y0_XDR1 (second chip) pad H3. 12-bit request/command bus | | data-sort-value="0L01" | L1 || data-sort-value="Y0_RQ10" {{cellcolors|#ff0}} Y0_RQ10 || data-sort-value="BE_Y0_RQ10" | BE_Y0_RQ10 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y0_XDR0 (first chip), and Y0_XDR1 (second chip) pad H3. 12-bit request/command bus | ||
|- | |- | ||
| data-sort-value="0L02" | L2 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | | data-sort-value="0L02" | L2 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | ||
|- | |- | ||
| data-sort-value="0L03" | L3 || {{cellcolors|#ff0}} Y0_RQ11 || BE_Y0_RQ11 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y0_XDR0 (first chip), and Y0_XDR1 (second chip) pad H4. 12-bit request/command bus | | data-sort-value="0L03" | L3 || data-sort-value="Y0_RQ11" {{cellcolors|#ff0}} Y0_RQ11 || data-sort-value="BE_Y0_RQ11" | BE_Y0_RQ11 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y0_XDR0 (first chip), and Y0_XDR1 (second chip) pad H4. 12-bit request/command bus | ||
|- | |- | ||
| data-sort-value="0L04" | L4 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | | data-sort-value="0L04" | L4 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | ||
Line 2,954: | Line 2,954: | ||
| data-sort-value="AR99" style="padding:0px" | || colspan="4" data-sort-value="ZZZZ" style="padding:0px" | | | data-sort-value="AR99" style="padding:0px" | || colspan="4" data-sort-value="ZZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="AT01" | AT1 || {{cellcolors|#ff0}} Y1_RQ10 || BE_Y1_RQ10 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y1_XDR0 (third chip), and Y1_XDR1 (fourth chip) pad H3. 12-bit request/command bus | | data-sort-value="AT01" | AT1 || data-sort-value="Y1_RQ10" {{cellcolors|#ff0}} Y1_RQ10 || data-sort-value="BE_Y1_RQ10" | BE_Y1_RQ10 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y1_XDR0 (third chip), and Y1_XDR1 (fourth chip) pad H3. 12-bit request/command bus | ||
|- | |- | ||
| data-sort-value="AT02" | AT2 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | | data-sort-value="AT02" | AT2 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | ||
|- | |- | ||
| data-sort-value="AT03" | AT3 || {{cellcolors|#ff0}} Y1_RQ11 || BE_Y1_RQ11 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y1_XDR0 (third chip), and Y1_XDR1 (fourth chip) pad H4. 12-bit request/command bus | | data-sort-value="AT03" | AT3 || data-sort-value="Y1_RQ11" {{cellcolors|#ff0}} Y1_RQ11 || data-sort-value="BE_Y1_RQ11" | BE_Y1_RQ11 || {{pino}} || Connected to [[RAM|XDR DRAM]] Y1_XDR0 (third chip), and Y1_XDR1 (fourth chip) pad H4. 12-bit request/command bus | ||
|- | |- | ||
| data-sort-value="AT04" | AT4 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground | | data-sort-value="AT04" | AT4 || {{cellcolors|#333|#fff}} GND || GND || {{pin}} || data-sort-value="ZGND" {{cellcolors||#888}} Ground |