Editing Template:CELL pad layout 65nm

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 124: Line 124:
| data-sort-value="0B13" | B13 ||  ||  ||  ||  
| data-sort-value="0B13" | B13 ||  ||  ||  ||  
|-
|-
| data-sort-value="0B14" | B14 || STI_THERMAL2[1] ||  || {{pinnc}} || Not connected
| data-sort-value="0B14" | B14 || ||  || ||  
|-
|-
| data-sort-value="0B15" | B15 ||  ||  ||  ||  
| data-sort-value="0B15" | B15 ||  ||  ||  ||  
Line 210: Line 210:
| data-sort-value="0C14" | C14 ||  ||  ||  ||  
| data-sort-value="0C14" | C14 ||  ||  ||  ||  
|-
|-
| data-sort-value="0C15" | C15 || STI_THERMAL2[0] ||  || {{pinnc}} || Not connected
| data-sort-value="0C15" | C15 || ||  || ||  
|-
|-
| data-sort-value="0C16" | C16 ||  ||  ||  ||  
| data-sort-value="0C16" | C16 ||  ||  ||  ||  
Line 3,094: Line 3,094:
| AU28 ||  ||  ||  ||  
| AU28 ||  ||  ||  ||  
|-
|-
| AU29 || STI_THERMAL[1] ||  || {{pino}} || Connected to CELL temperature monitor pin 3 (D-)
| AU29 || ||  || ||  
|-
|-
| AU30 ||  ||  ||  ||  
| AU30 ||  ||  ||  ||  
Line 3,146: Line 3,146:
| AV12 ||  ||  ||  ||  
| AV12 ||  ||  ||  ||  
|-
|-
| AV13 || SPI_SI || BE_SPI_DO || {{pini}} || Connected to [[Syscon Hardware|Syscon]] pad N2 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 80 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| AV13 || || || ||  
|-
|-
| AV14 ||  ||  ||  ||  
| AV14 ||  ||  ||  ||  
Line 3,166: Line 3,166:
| AV22 ||  ||  ||  ||  
| AV22 ||  ||  ||  ||  
|-
|-
| AV23 || THERMAL_OVERLOAD || SYS_THR_ALRT || {{pino}} || Connected to [[Syscon Hardware|Syscon]] pad E9([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin <abbr title="Unknown>UNK</abbr> ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]) through transistor
| AV23 || || || ||  
|-
|-
| AV24 ||  ||  ||  ||  
| AV24 ||  ||  ||  ||  
Line 3,178: Line 3,178:
| AV28 ||  ||  ||  ||  
| AV28 ||  ||  ||  ||  
|-
|-
| AV29 || STI_THERMAL[0] ||  || {{pino}} || Connected to CELL temperature monitor pin 2 (D+)
| AV29 || ||  || ||  
|-
|-
| AV30 ||  ||  ||  ||  
| AV30 ||  ||  ||  ||  
Line 3,230: Line 3,230:
| AW12 ||  ||  ||  ||  
| AW12 ||  ||  ||  ||  
|-
|-
| AW13 || SPI_EN || BE_SPI_CS || {{pini}} || Connected to [[Syscon Hardware|Syscon]] pad M2 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 83 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| AW13 || || || ||  
|-
|-
| AW14 ||  ||  ||  ||  
| AW14 ||  ||  ||  ||  
Line 3,240: Line 3,240:
| AW17 ||  ||  ||  ||  
| AW17 ||  ||  ||  ||  
|-
|-
| AW18 || HARD_RESET || BE_RESET_AND || {{pini}} || Connected to [[Syscon Hardware|Syscon]] pad P2 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin <abbr title="Unknown>UNK</abbr> ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| AW18 || || || ||  
|-
|-
| AW19 ||  ||  ||  ||  
| AW19 ||  ||  ||  ||  
Line 3,314: Line 3,314:
| AY12 ||  ||  ||  ||  
| AY12 ||  ||  ||  ||  
|-
|-
| AY13 || SPI_CLK || BE_SPI_CLK || {{pini}} || Connected to [[Syscon Hardware|Syscon]] pad N1 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 82 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| AY13 || || || ||  
|-
|-
| AY14 ||  ||  ||  ||  
| AY14 ||  ||  ||  ||  
Line 3,398: Line 3,398:
| BA12 ||  ||  ||  ||  
| BA12 ||  ||  ||  ||  
|-
|-
| BA13 || SPI_SO || BE_SPI_DI || {{pino}} || Connected to [[Syscon Hardware|Syscon]] pad M1 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 81 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]) through 47 resistor
| BA13 || || || ||  
|-
|-
| BA14 ||  ||  ||  ||  
| BA14 ||  ||  ||  ||  
Line 3,406: Line 3,406:
| BA16 ||  ||  ||  ||  
| BA16 ||  ||  ||  ||  
|-
|-
| BA17 || ATTENTION || BE_INT || {{pino}} || Connected to [[Syscon Hardware|Syscon]] pad T2 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin 3 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| BA17 || || || ||  
|-
|-
| BA18 ||  ||  ||  ||  
| BA18 ||  ||  ||  ||  
|-
|-
| BA19 || POWER_GOOD || BE_POWGOOD || {{pini}} || Connected to [[Syscon Hardware|Syscon]] pad P1 ([[Template:Syscon_pinout_BGA_200_pads|BGA 200 pads layout]]), or pin <abbr title="Unknown>UNK</abbr> ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]])
| BA19 || || || ||  
|-
|-
| BA20 ||  ||  ||  ||  
| BA20 ||  ||  ||  ||  
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps3/Template:CELL_pad_layout_65nm"