Editing Talk:PS2 Emulation
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
| Latest revision | Your text | ||
| Line 1,093: | Line 1,093: | ||
===IOP SPE=== | ===IOP SPE=== | ||
This is unconfirmed by any code reversing for now, but IOP emulator print messages like: | This is unconfirmed by any code reversing for now, but IOP emulator print messages like: | ||
Cache write (IOPADDR/LSADDR/SIZE) | Cache write (IOPADDR/LSADDR/SIZE) | ||
Cache read (IOPADDR/LSADDR/SIZE) | Cache read (IOPADDR/LSADDR/SIZE) | ||
ERROR: Double ICACHE fault | ERROR: Double ICACHE fault | ||
Which suggest that instruction cache is emulated for IOP. Making this (ps2/gx/net) emu only PS2 emulator that support cache emulation for IOP. For now even most ps1 emulators lack of that feature, and none of known PS2 emulators do that (including Pcsx2/Play!/Dobiestation). With this we can safely assume that also load delay slots are handled correctly here. Unrelated, but is hard to believe that someone implemented icache, but not load delay slots. Which again make it only known emu set that support this afaik. | Which suggest that instruction cache is emulated for IOP. Making this (ps2/gx/net) emu only PS2 emulator that support cache emulation for IOP. For now even most ps1 emulators lack of that feature, and none of known PS2 emulators do that (including Pcsx2/Play!/Dobiestation). With this we can safely assume that also load delay slots are handled correctly here. Unrelated, but is hard to believe that someone implemented icache, but not load delay slots. Which again make it only known emu set that support this afaik. | ||
===EEDMA on SPE3=== | ===EEDMA on SPE3=== | ||