Editing South Bridge
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
[[Category:Hardware]] | |||
= Southbridge = | = Southbridge = | ||
Located between the CPU ([[CELL BE]]) and the lower I/O devices (SATA/PATA: [[Bluray Drive]]/[[Harddrive]], [[USB]], [[GbLAN]], [[Wifi]]/[[Bluetooth]], [[Flash (Hardware)]]: [[Starship2]]+NAND / NOR, [[MultiCardReader]] etc) via a Flex I/O bus (CellBE : BIC / IOIF1). | Located between the CPU ([[CELL BE]]) and the lower I/O devices (SATA/PATA: [[Bluray Drive]]/[[Harddrive]], [[USB]], [[GbLAN]], [[Wifi]]/[[Bluetooth]], [[Flash (Hardware)]]: [[Starship2]]+NAND / NOR, [[MultiCardReader]] etc) via a Flex I/O bus (CellBE : BIC / IOIF1). | ||
Line 121: | Line 122: | ||
* PS3 Southbridge Serial IO Driver: [http://pastie.org/7933538 sb_sio.c] | * PS3 Southbridge Serial IO Driver: [http://pastie.org/7933538 sb_sio.c] | ||
{{Models}} | |||
Β | [[Category:South Bridge]] | ||