Editing PS2 Compatibility
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
= PS2-Compatibility = | = PS2-Compatibility = | ||
Early PS3 FAT CECHA/COK-001 and CECHB/COK-001 : Full compatibility with GS+EE and Rambus memory. Later CECHC/COK-002 had instead of GS+EE a single GS and lacked the Rambus memory. | |||
== PS2 Hardware == | |||
[[Category:Hardware]] | |||
=== PS2 EE/GS and PS2 GS === | |||
==== Sony CXD2953AGB (PS2 EE/GS) ==== | |||
Used on PS3 FAT CECHA/COK-001 and CECHB/COK-001 <br /> | |||
http://www.ps3devwiki.com/index.php?title=File:SCEI_CXD2953AGB.JPG <br /> | |||
==== Sony CXD9833GB (PS2 EE/GS) ==== | |||
8-753-227-14 / IC7004 <br /> | |||
http://www.ps3devwiki.com/index.php?title=File:CXD9833GB.png <br /> | |||
==== Sony CXD2972GB (PS2 GS) ==== | |||
Used on PS3 FAT CECHC/COK-002 <br /> | |||
http://www.ps3devwiki.com/index.php?title=File:CXD2972GB.JPG <br /> | |||
=== PS2 Rambus 32MB memory === | |||
<div style="float:right">[[File:K4R271669F.png|200px|thumb|left|54-ball FBGA<br />Samsung K4R271669F / K4R271669H<br />Rambus]]</div> | |||
The earlier models with hardware PS2 compatibility also contained an extra 32MB of RDRAM using two 16MB Samsung chips. | |||
= | {| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" | ||
|- bgcolor="#cccccc" | |||
! Type !! Size !! Speed !! Voltage !! Packaging !! Manufacturer !! Serial Number !! Description | |||
|- | |||
| RDRAM || 16MB || 800MHz || 2.50 +/- 0.13V || 54-pin || Samsung || K4R271669F || 32MB total (2 chips) PS2 HW BC | |||
|- | |||
| RDRAM || 16MB || 800MHz || 2.50 +/- 0.13V || 54-pin || Samsung || K4R271669H || 32MB total (2 chips) PS2 HW BC | |||
|- | |||
|} | |||
==== Samsung K4R271669F / K4R271669H (PS2 Rambus 800MHz 16MB 2.5V FBGA54 - 2x) ==== | |||
Used on PS3 FAT CECHA/COK-001 and CECHB/COK-001 <br /> | |||
Datasheet: [http://www.samsung.com/global/system/business/semiconductor/product/2007/6/11/XDR_RDRAM/RDRAM/Component/128MbitConsumer/K4R271669H/ds_k4r271669h_rev10.pdf ds_k4r271669h_rev10.pdf] <br /> | |||
http://www.ps3devwiki.com/index.php?title=File:K4R271669F.png <br /> | |||
=== PS2 bridgechip === | |||
==== Sony CXD9208GP2 (PS2 ?) ==== | |||
6-710-433-01 / IC7301 <br /> | |||
Used on PS3 FAT CECHA/COK-001 and CECHB/COK-001 <br /> | |||
Unknown bridge chip from EE+GS to the CXM*02*R (CXM4024R) and the RSX <br /> | |||
http://www.ps3devwiki.com/index.php?title=File:SCEI_CXD9208GP.JPG <br /> | |||
== PS2 Software == | |||
[[Category:Software]] | |||
Mountpoints: | |||
{| | * dev_ps2disc | ||
* dev_ps2disc1 | |||
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" | |||
|- bgcolor="#cccccc" | |||
! Name !! Auth ID !! Self<br />(/dev_flash/ps2emu) !! Notes | |||
|- | |- | ||
| | | PS2_LPAR || 0x1020000003000001 || rowspan="2" | ps2_emu.self || | ||
|- | |- | ||
| | | *SCE_CELLOS_SYSTEM_MGR_PS2 || 0x107000001D000001 || | ||
|- | |- | ||
| | | PS2_GX_LPAR || 0x1020000003000001 || rowspan="2" | ps2_gxemu.self || | ||
|- | |- | ||
| | | *SCE_CELLOS_SYSTEM_MGR_PS2_GX || 0x107000001D000001 || | ||
|- | |- | ||
| | | PS2_SW_LPAR || 0x1020000003000001 || rowspan="2" | ps2_softemu.self || | ||
|- | |- | ||
| | | *SCE_CELLOS_SYSTEM_MGR_PS2_SW || 0x107000001D000001 || | ||
|- | |- | ||
|} | |} | ||