Editing PCIe
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
== PCIe == | == PCIe == | ||
Bus, resembling | Bus, resembling Conventional PCIe x4 1.0, partly connected to [[South Bridge]], with 200 exposed pads. | ||
=== 200-pin layout === | === 200-pin layout === | ||
Line 28: | Line 9: | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
|- | |- | ||
! Pin !! Usage !! | ! Pin !! Usage !! Standardized Pinout !! Remark | ||
|- | |- | ||
| 1 || GND || || | | 1 || GND || || |