Editing PCIe

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 2: Line 2:


== PCIe ==
== PCIe ==
Bus, resembling [https://en.wikipedia.org/wiki/PCI_Express Conventional PCIe] x4 1.0, partly connected to [[South Bridge]], with 200 exposed pads.<br>
Bus, resembling Conventional PCIe x4 1.0, partly connected to [[South Bridge]], with 200 exposed pads.
Can be activated by setting the [[Repository_Nodes|Repository Node]] ''sys.lv1.iosys.pciex'' to ''1'' (in [[sysctl.txt]]). The PCIe MMIO address space can be extended to 1GB by setting ''sys.lv1.large_pciex'' to ''1''.<br>
Supported PCIe devices:
{| class="wikitable sortable"
|-
! Device ID !! Subsystem ID !! Device "Name" !! Firmware
|-
| 10330125 || - || NEC µPD720400 PCI Express - PCI/PCI-X Bridge || [[0.8.0.004.r010|080.004]] to {{latestPS3}}
|-
| 10DE00F8 || 10DE01FE || Nvidia NV45GL Quadro FX 3400 256MB based graphics card || [[010.???]] to [[0.6.0.013.r010|060.013]]
|-
| 10DE00F9 || 10DE02E6 || Nvidia NV40 GeForce 6800 Ultra 256MB based graphics card || [[020.???]] to [[0.6.0.013.r010|060.013]]
|-
| 10DE0091 || 10DE02C2 || Nvidia NV47 GeForce 7800 GTX 256MB based graphics card || [[030.017.r00?|030.017]] to [[0.6.0.013.r010|060.013]]
|-
| 10DE009D || 10DE0303 || Nvidia NV47 Quadro FX 4500 512MB based graphics card || [[040.001.r007|040.001]] to [[0.6.0.013.r010|060.013]]
|-
| - || 10DE02D2 || Nvidia RSX (A01/A02) based graphics card || [[0.6.0.004.r010|060.004]] to [[0.6.0.013.r010|060.013]]
|-
|}


=== 200-pin layout ===
=== 200-pin layout ===
Line 28: Line 9:
{| class="wikitable sortable"
{| class="wikitable sortable"
|-
|-
! Pin !! Usage !! [https://en.wikipedia.org/wiki/PCI_Express#Pinout Standardized Pinout] !! Remark
! Pin !! Usage !! Standardized Pinout !! Remark
|-
|-
| 1  || GND ||  ||
| 1  || GND ||  ||
Line 34: Line 15:
| 2  || GND ||  ||
| 2  || GND ||  ||
|-
|-
| 3  || ? || REFCLK+ ? || to clock chip
| 3  || ? || || to clock chip
|-
|-
| 4  || GND ||  ||
| 4  || GND ||  ||
|-
|-
| 5  || ? || REFCLK- ? || to clock chip
| 5  || ? || || to clock chip
|-
|-
| 6  || GND ||  ||
| 6  || GND ||  ||
Line 58: Line 39:
| 14  || GND ||  ||
| 14  || GND ||  ||
|-
|-
| 15  || PEXPERPA[0] || HSIp(0) ||
| 15  || PEXPERPA[0] || ||
|-
|-
| 16  || GND ||  ||
| 16  || GND ||  ||
|-
|-
| 17  || PEXPERNA[0] || HSIn(0) ||
| 17  || PEXPERNA[0] || ||
|-
|-
| 18  || GND ||  ||
| 18  || GND ||  ||
Line 82: Line 63:
| 26  || GND ||  ||
| 26  || GND ||  ||
|-
|-
| 27  || PEXPERPA[1] || HSIp(1) ||
| 27  || PEXPERPA[1] || ||
|-
|-
| 28  || GND ||  ||
| 28  || GND ||  ||
|-
|-
| 29  || PEXPERNA[1] || HSIn(1) ||
| 29  || PEXPERNA[1] || ||
|-
|-
| 30  || GND ||  ||
| 30  || GND ||  ||
Line 106: Line 87:
| 38  || GND ||  ||
| 38  || GND ||  ||
|-
|-
| 39  || PEXPERPA[2] || HSIp(2) ||
| 39  || PEXPERPA[2] || ||
|-
|-
| 40  || GND ||  ||
| 40  || GND ||  ||
|-
|-
| 41  || PEXPERNA[2] || HSIn(2) ||
| 41  || PEXPERNA[2] || ||
|-
|-
| 42  || GND ||  ||
| 42  || GND ||  ||
Line 130: Line 111:
| 50  || GND ||  ||
| 50  || GND ||  ||
|-
|-
| 51  || PEXPERPA[3] || HSIp(3) ||
| 51  || PEXPERPA[3] || ||
|-
|-
| 52  || GND ||  ||
| 52  || GND ||  ||
|-
|-
| 53  || PEXPERNA[3] || HSIn(3) ||
| 53  || PEXPERNA[3] || ||
|-
|-
| 54  || GND ||  ||
| 54  || GND ||  ||
Line 154: Line 135:
| 62  || GND ||  ||
| 62  || GND ||  ||
|-
|-
| 63  || PEXPETPA[0] || HSOp(0) ||
| 63  || PEXPETPA[0] || ||
|-
|-
| 64  || GND ||  ||
| 64  || GND ||  ||
|-
|-
| 65  || PEXPETNA[0] || HSOn(0) ||
| 65  || PEXPETNA[0] || ||
|-
|-
| 66  || GND ||  ||
| 66  || GND ||  ||
Line 178: Line 159:
| 74  || GND ||  ||
| 74  || GND ||  ||
|-
|-
| 75  || PEXPETPA[1] || HSOp(1) ||
| 75  || PEXPETPA[1] || ||
|-
|-
| 76  || GND ||  ||
| 76  || GND ||  ||
|-
|-
| 77  || PEXPETNA[1] || HSOn(1) ||
| 77  || PEXPETNA[1] || ||
|-
|-
| 78  || GND ||  ||
| 78  || GND ||  ||
Line 202: Line 183:
| 86  || GND ||  ||
| 86  || GND ||  ||
|-
|-
| 87  || PEXPETPA[2] || HSOp(2) ||
| 87  || PEXPETPA[2] || ||
|-
|-
| 88  || GND ||  ||
| 88  || GND ||  ||
|-
|-
| 89  || PEXPETNA[2] || HSOn(2) ||
| 89  || PEXPETNA[2] || ||
|-
|-
| 90  || GND ||  ||
| 90  || GND ||  ||
Line 226: Line 207:
| 98  || GND ||  ||
| 98  || GND ||  ||
|-
|-
| 99  || PEXPETPA[3] || HSOp(3) ||
| 99  || PEXPETPA[3] || ||
|-
|-
| 100 || GND ||  ||
| 100 || GND ||  ||
|-
|-
| 101 || PEXPETPA[3] || HSOn(3) ||
| 101 || PEXPETPA[3] || ||
|-
|-
| 102 || GND ||  ||
| 102 || GND ||  ||
Line 258: Line 239:
| 114 || GND ||  ||
| 114 || GND ||  ||
|-
|-
| 115 || ? || SMDAT ? || to smbus chip
| 115 || ? || || to smbus chip
|-
|-
| 116 || GND ||  ||
| 116 || GND ||  ||
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps3/PCIe"