Editing MN8647091

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 9: Line 9:
**[[CECH-40xx]] with [[MSX-001]] motherboard.
**[[CECH-40xx]] with [[MSX-001]] motherboard.
**[[NPX-001]] motherboard.
**[[NPX-001]] motherboard.
**[[PQX-001]] motherboard.
**[[CECH-43xx]] with [[REX-001]] motherboard.


{{Template:HDMI Controller pinout TQFP 100 pins‎}}
== Pinout ==
<!-- https://www.psdevwiki.com/ps3/File:HDMI_pads_as_seen_on_JTP-001_-_%28Mr.Dutch%29.jpg -->
 
*Most of the data pins in between 31-91 are inputs. Connected to [[RSX]] pad ??? ([[Template:RSX pad layout 41x41|RSX layout 41x41]]), or pad ??? ([[Template:RSX pad layout 34x34|RSX layout 34x34]])
 
{|class="wikitable mw-datatable" style="width:100%; line-height:120%; font-size:90%"
|+ HDMI Controller pinout 100 pins
! style="width:0px; padding:0px" | Pin !! style="width:0px" | Name !! style="width:0px; padding:0px" | Type !! Description
|-
| 1 ||  ||  ||
|-
| 2 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 3 ||  ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (CEC control ?)
|-
| 4 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 5 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 6 ||  ||  ||
|-
| 7 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 8 ||  ||  ||
|-
| 9 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 10 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 11 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
| 12 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 13 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 14 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 15 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
| 16 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 17 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 18 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 19 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
| 20 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 21 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 22 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 23 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? (TMDS data shield)
|-
| 24 || TMDS Data... || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ? throught an EMI filter (TMDS data)
|-
| 25 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
! colspan="3" style="padding:1px" data-sort-value="25.5"|
|-
| 26 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 27 || {{cellcolors|#6666ff|#ffff00}} HDMI_I2C_SCL || {{pini}} || Connected to [[Syscon Hardware|Syscon]] [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 1, or  [[Template:Syscon_pinout_LQFP_100_pins|SW3-30x]] pin 1
|-
| 28 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 29 || {{cellcolors|#6666ff|#ffff00}} HDMI_I2C_SDA || {{pinio}} || Connected to [[Syscon Hardware|Syscon]] [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]]  pin 128, or  [[Template:Syscon_pinout_LQFP_100_pins|SW3-30x]] pin 100
|-
| 30 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 31 ||  ||  ||
|-
| 32 ||  ||  ||
|-
| 33 ||  ||  ||
|-
| 34 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 35 ||  ||  ||
|-
| 36 ||  ||  ||
|-
| 37 ||  ||  ||
|-
| 38 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 39 ||  ||  ||
|-
| 40 ||  ||  ||
|-
| 41 ||  ||  ||
|-
| 42 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 43 ||  ||  ||
|-
| 44 ||  ||  ||
|-
| 45 ||  ||  ||
|-
| 46 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 47 ||  ||  ||
|-
| 48 ||  ||  ||
|-
| 49 ||  ||  ||
|-
| 50 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
! colspan="3" style="padding:1px" data-sort-value="50.5"|
|-
| 51 ||  ||  ||
|-
| 52 ||  ||  ||
|-
| 53 ||  ||  ||
|-
| 54 ||  ||  ||
|-
| 55 ||  ||  ||
|-
| 56 ||  ||  ||
|-
| 57 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 58 ||  ||  ||
|-
| 59 ||  ||  ||
|-
| 60 ||  ||  ||
|-
| 61 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 62 ||  ||  ||
|-
| 63 ||  ||  ||
|-
| 64 ||  ||  ||
|-
| 65 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 66 ||  ||  ||
|-
| 67 ||  ||  ||
|-
| 68 ||  ||  ||
|-
| 69 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 70 ||  ||  ||
|-
| 71 ||  ||  ||
|-
| 72 ||  ||  ||
|-
| 73 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 74 ||  ||  ||
|-
| 75 ||  ||  ||
|-
! colspan="3" style="padding:1px" data-sort-value="75.5"|
|-
| 76 ||  ||  ||
|-
| 77 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 78 ||  ||  ||
|-
| 79 ||  ||  ||
|-
| 80 ||  ||  ||
|-
| 81 ||  ||  ||
|-
| 82 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 83 ||  ||  ||
|-
| 84 ||  ||  ||
|-
| 85 ||  ||  ||
|-
| 86 ||  ||  ||
|-
| 87 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 88 ||  ||  ||
|-
| 89 ||  ||  ||
|-
| 90 || {{cellcolors|#333333|#ffffff}} GND || {{pin}} ||
|-
| 91 ||  ||  ||
|-
| 92 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 93 || ? || ? || Connected to [[Syscon Hardware|Syscon]] [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]]  pin 124, or [[Template:Syscon_pinout_LQFP_100_pins|SW3-30x]] pin 46 ?
|-
| 94 ||  ||  ||
|-
| 95 ||  ||  ||
|-
| 96 ||  ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ?
|-
| 97 ||  ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ?
|-
| 98 ||  ||  || Connected to [[Connectors#HDMI_Out|HDMI]] connector pin ?
|-
| 99 || {{cellcolors|#ff8833|#ffffff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 5 (secondary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|-
| 100 || {{cellcolors|#ff3333|#ffffff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|348A]] pin 4 (primary power rail controlled by [[Template:Syscon_pinout_LQFP_128_pins|SW2-30x]] pin 119)
|}


{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps3/MN8647091"