Editing Card Adapter
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 291: | Line 291: | ||
=== Sony Playstation Memory Card (SCPH-1020) === | === Sony Playstation Memory Card (SCPH-1020) === | ||
[[File:LC86F8604A-2.jpg|thumbnail|Package pinouts and dimensions of the standard LC86F8604A chip]] | [[File:LC86F8604A-2.jpg|thumbnail|Package pinouts and dimensions of the standard LC86F8604A chip]] | ||
The "SONY CXD8732AQ" chip is installed on memory cards with "SPC02K1020B" boards, however, the text layer on the board says that it's an "LC86F8604A" chip. So, the CXD8732AQ is most probably a standard LC86F8604A chip with a Sony Memory Card BIOS ROM on it. | The "SONY CXD8732AQ" chip is installed on memory cards with "SPC02K1020B" boards, however, the text layer on the board says that it's an "LC86F8604A" chip. So, the CXD8732AQ is most probably a standard LC86F8604A chip (more on that below) with a Sony Memory Card BIOS ROM on it. | ||
The "SONY CXD8732AQ" comes in a huge | The "SONY CXD8732AQ" comes in a huge 64pin package, but it connects only to: | ||
5 = /IRQ7 (via 22 ohm) 2 = /RESET (from U2) | 5 = /IRQ7 (via 22 ohm) 2 = /RESET (from U2) | ||
6 = JOYCLK (via 220 ohm) 30,31 = CF1,CF2 (12 clock pulses per 2us) | 6 = JOYCLK (via 220 ohm) 30,31 = CF1,CF2 (12 clock pulses per 2us) | ||
Line 306: | Line 302: | ||
13 = JOYDAT (via 22 ohm) All other pins = Not connected | 13 = JOYDAT (via 22 ohm) All other pins = Not connected | ||
Aside from that chip, the board additionally contains some resistors, capacitors, z-diodes (for protection against too high voltages), a 6MHz oscillator (for the CPU), and a 5pin reset generator (on the cart edge connector, the supply pins are slightly longer than the data signal pins, so when inserting the cartridge, power/reset gets triggered first; the 7.5V supply pin is left unconnected, only 3.5V are used). | |||
Caution: The "diagonal edge" at the upper-left of the CXD8732AQ chip is Pin 49 (not pin 1), following the pin numbers on the board (and the Sanyo datasheet pinouts), pin 1 is at the lower-left. | |||
Caution: The "diagonal edge" at the upper-left of the CXD8732AQ chip is Pin 49 (not pin 1), following the pin numbers on the board (and the Sanyo datasheet pinouts), pin 1 is at the lower-left | |||
*standard Sanyo LC86F8604A chip datasheet : | *standard Sanyo LC86F8604A chip datasheet : | ||
=== Pinout === | === Pinout === | ||
The controller port is exactly the same | The controller port is exactly the same electricly as the memory card port (with an extra pin, which could be used as lightpen input but most or all controllers leave the pin unused. | ||
1 2 3 4 5 6 7 8 | 1 2 3 4 5 6 7 8 | ||
Line 372: | Line 351: | ||
==== CLOCK ==== | ==== CLOCK ==== | ||
Signal | Signal from PS1/PSone to card. Used to keep units in sync. 250kHz clock for PlayStation | ||
==== ACK ==== | ==== ACK ==== | ||
Acknowledge signal from Card to PS1/PSone. This signal should go low for at least one clock period after each 8 bits are sent and ATT is still held low. If the ACK signal does not go low within about 60{{micro}}sec the PS1/PSone will then start interrogating other devices. | Acknowledge signal from Card to PS1/PSone. This signal should go low for at least one clock period after each 8 bits are sent and ATT is still held low. If the ACK signal does not go low within about 60{{micro}}sec the PS1/PSone will then start interrogating other devices. | ||
=== Sources === | === Sources === | ||
*http://www.hardwarebook.info/Sony_Playstation_Memory_Card | *http://www.hardwarebook.info/Sony_Playstation_Memory_Card | ||
*http://www.raphnet.net/electronique/psx_adaptor/Playstation.txt | *http://www.raphnet.net/electronique/psx_adaptor/Playstation.txt | ||
==Misc== | ==Misc== |